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Abstract
Transif Jrs and capacitors in reany types of analog MOS circuits such as charge-
redistribution AID converters, switched-capacitor filters and sample-and-holds, are
routinely subjected to momentary large-signal stress conditions during the course of
their normal operation.. During these transients, charge can be captured by oxide
traps close to the Si-Si0 2 interface by tunneling. When the stress is removed, the
emission of this trapped charge peL'sists for periods which greatly exceed the capture
time, leading to dielectric relaxation in capacitors and transient threshold voltage
shifts in MOSFETs. While the amount of trapped charge is too small to be of inter-
est in most digital circuits where the resulting threshold voltage shifts fall comfort-
ably within noise margins, in analog circuits it can lead to hysteresis effects, charge
redistribution errors and long-tail components in the settling time of comparators
and operational amplifiers with MOS input stages. As analog integrated circuits are
pushed towards higher levels of speed and accuracy, these trapping-induced relaxation
effects will impose increasingly important performance limitations ..
Previous experimental studies of charge trapping by near-interface oxide traps
have neglected the voltage and time ranges relevant to analog circuits, while existing
theories do not provide a complete description of the various mechanisms by which
traps can be charged and discharged. This thesis undertakes a detailed characteriza-
tion of trapping-induced relaxation effects in MOSFETs and capacitors as a function
of bias, time, temperature and geometry, under cOllditions relevant to analog circuit
operation. A theoretical description of various relaxation mechanisms is presented
and it is shown that the dominant charging/discharging mechanism under the bias
conditions of interest is by the elastic tunneling of charge carriers to and from oxide
traps. Tunneling occurs directly between the silicon band edges and an oxide trap,
or in conjuction with either lattice relaxation multiphonon emission. in the insulator
or the assistance of fast surface states at the interface. Experimental data from tran-
sistors with conventional and nitrided dielectrics are presented and explained using
11
this model. The relation of threshold voltage relaxation to l/f noise and the effect of
correlated mobility fluctuations are also discussed.
Techniques for the modeling and minimization of relaxation effects in circ11its are
presented.
Thesis Supervisor: Hae-Seung Lee
Title: Associate Professor of Electrical Engineering
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Chapter 1
Introduction
1.1 Description of the Problem
The performance of MOS devices in circuits depends critically on the stability of
device characteristics with time. Traps in the insulator and at the semiconductor-
insulator interface are a well known source of such instabilities, causing threshold
voltage shifts and degradation of transconductance and subthreshold characteristics ..
These traps can be caused by dangling bonds and defects created during device fabri-
cation or under high electric fields due to the breaking of hydrogen bonds or strained
intrinsic electron-pair bonds by energetic electrons and holes [1].
Previous studies of the effects of oxide traps on MOS device characteristics can
be classified according to the time or frequency scales of interest, the mechanisms by
which the traps are charged and discharged, and the excitation signals - large-signal
or small-signal - under which the devices are tested. Long-term instabilities, on the
order of hours to years, are of interest for the reliability and lifetime of 11:0S devices
and have been heavily researched, generally under accelerated conditions at voltages
greatly exceeding those encountered in normal circuit operation. Large threshold
voltage drifts in 111-V and II-VI MISFETs have been observed at normal operat-
ing voltages on time scales of 1~10 seconds. However, short-term changes in MOS
device characteristics on the microsecond to millisecond time scales relevant to the
performance of devices in circuits have until now received very little attention.
The mechanisms by which electrons are captured and emitted from oxide traps
depend strongly on electric field. Oxide traps can be charged and discharged either
by the thermal capture of carriers which have been injected into the oxide bands or by·
direct quantum mechanical tunneling. The former mechanism, which requires high
electric fields, has been researched extensively in relation to MOS degradation and
reliability and as a tool for the study of insulating films. Carriers may be injected
into the oxide bands by a variety of mechanisms, including avalanche injection (AEI)
and Fowler-Nordheim tunneling (FN-TEl) under high vertical electric fields or as hot
1
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Figure 1.1: Observed drain current undershoot and relaxation in an NMOS transistor
stressed with a postive gate voltage pulse.
electrons created by impact ionization under the high transverse electric fields at the
drain end of the channel in a saturated MOSFET. At electric fields which are too
low for the injection of carriers into the oxide bands, the charging and discharging
of oxide traps can occur by the direct tunneling of electrons or holes through the
interface potential barrier.
Small-signal manifestations of charge exchange with traps in the oxide and at the
interface are well known. The 1/f noise in MOS devices is believed to be due to fluc-
tuations in carrier number and mobility resulting from the direct tunneling of charge
to and from oxide traps [2] in response to small-signal gate voltage excursions. How-
ever, the corresponding problem in the large-signal regime, at voltages comparable
to those encountered in analog circuits, but not so large as to cause the injection of
carriers over the barrier, has been largely overlooked.
This thesis investigates the effects of oxide traps under large-signal stress con-
ditions at times and voltage ranges relevant to analog circuit operation. \roltages
in this regime are too low for the generation of oxide traps or for the injection of
charge carriers into the Si02 so that charge exchange can only occur by the direct
tunneling of electrons and holes to a.nd from pre-existing oxide traps. The relaxation
effects which occur due to charge trapping under large-signal stress conditions have
an immediate impact on the short-term performance of MOS devices and impose
fundamental limitations on the performance of future high-speed and high-accuracy
analog circuits.
1.1.1 Threshold Voltage Relaxation in MOSFETs
Consider an NMOS transistor subjected to a momentary positive gate voltage pulse,
as shown in Fig. 1.1. When the pulse is removed, the drain current first undershoots
and then slowly relaxes back to its initial value. In response to a negative gate
voltage pulse, there is an overshoot of the drain current with respect to its initial
1.1. DESCRIPTION OF THE PROBLEM 3
:~ ~_pUl_1_-S_V _
o 4J.s-IOms
Threshold Voltage Shift
A'4 l~V-lmV~
___________L~-- __ "iH•
•
time
(a) (b) (c)
Figure 1.2: Trapping-induced threshold voltage shift (a) Before stress; oxide traps
empty (b) During stress; traps fill with electrons (c) Relaxation; emission of electrons
from traps.
value, although the amplitude is generally smaller than for positive pulses. A similar
effect occurs in PMOS devices, but the amplitude of the overshoot is much less,
generally by about an order of magnitude, than that observed in N?vIOS transistors.
The change in drain current in response to a gate voltage pulse ~Va is equivalent
to an effective threshold voltage shift, of polarity such that L.lVT/ LlVa > o. This effect
occurs under normal circuit bias conditions, over a range of drain-source voltages, and
in the linear as ,veIl as in the saturation region. The threshold voltage shift decays
with a very long tail, over time scales much longer than those required to produce it.
Various mechanisms can account for this type of behavior and these will be dis-
cussed in ihis thesis. Most of these mechanisms, however, can be eliminated or greatly
minimized by appropriate bias conditions and circuit design. The one mechanism
which cannot be completely eliminated, and "rhich comprises the topic of this thesis,
is the tunneling of charge to and from near-interface oxide traps. During transient
stress conditions, oxide traps can capture inversion layer charge carriers by tunneling,
as shown in Fig. 1.2. When the stress is removed, this charge is reemitted from the
traps with a broad distribution of time constants, causing a shift in the threshold
voltage which relaxes over a very long period of time.
In typical MOS analog circuits such as switched-capacitor filters [3, 4, 5, 6] and
charge-redistribution AID converters [7, 8, 9], the differential inputs of operational
amplifiers or comparators are routinely subjected to momentary asymmetrical volt-
age stresses during their normal operation. In comparators, the magnitude of the
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stress can be as large as half the full scale voltage of the AID converter, while in
operational amplifiers it can be on the order of the supply voltage under slewing con-
ditions. Threshold voltage shifts which occur under these transient stress conditions
due to tunnel exchange with oxide traps can cause offset voltage shifts and long-tail
components in the settling time of MOS comparators and opamps, This, in turn,
can lead to linearity errors in MOS AID and D/ A converters. The gradual emission
of charge from oxide traps can also cause a slow discharge component from a 1\108
switch in the off-state which may be collected by nearby p-n junctions, causing errors
at high-impedance circuit nodes.
The amplitude of trapping-induced threshold voltage shifts are generally on the
order of lOOILV to 1 mV, too small to be of importance in most digital circuits where
they fall well within noise margins. However, in analog circuits which are sensitive
to the actual value of the threshold voltage at any given time, the time-dependent
threshold voltage shifts can have an important impact on circuit performance, par-
ticularly at the 14 bit level and beyond. In the past, the problem of threshold voltage
relaxation has received very limited attention from the circuit design community
[10, 11, 7], probably because it is commonly masked by other larger sources of error
in circuits, such as charge injection [12, 13, 14], noise and thermal drift. However, as
AID and D/ A converters are pushed towards higher levels of performance and these
other sources of error are eliminated by self calibration [7, 15], correlated double sam-
pling [16] and other circuit techniques, threshold voltage relaxation will impose an
increasirtgly important limitation on the accuracy and speed that can be obtained
from analog integrated circuits ..
1.1.2 Dielectric Relaxation in Capacitors
The tunneling of charge to and from oxide traps Call also cause di~lectric relaxation
in capacitors. Consider a capacitor which is charged to a constant voltage for some
period of time and then momentarily discharged to ground. When the capacitor plates
are subsequently open-circuited, the voltage across an ideal capacitor will remain zero.
In real capacitors, however, the voltage often exhibits a tendency to drift back in the
direction of the original charging voltage as shown in Fig. 1.. 3. This recovery voltage
is the result of dielectric relaxation processes within the insulator. This thesis will
examine one possible relaxation mechanism - the tunneling of charge to and from
oxide traps, as shown schematically in Fig. 1.3 - which is important on time and
voltage scales relevant to integrated circuits.
Dielectric relaxation can have an important effect on the performance of circuits.
Capacitors in sample-and-holds, switched capacitor filters, charge redistribution AID
converters and many other kinds of analog circuits are used to sample the value of a
changing voltage waveform at periodic intervals. Charge which becomes trapped in
the dielectric during a sampling period cannot readjust instantaneously when a ne\v
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Figure 1.3: Dielectric relaxation in a capacitor due to a distribution of traps close
to the bottom plate (a) Charged to voltage v;, for time t., during which electrons
are trapped from the bottom plate (b) Discharged to ground for time td, insufficient
for all traps to discharge (c) Plates are open-circuited and a recovery voltage v;.(t)
develops as trapped charge is emitted to the bottom plate.
voltage is sampled, causing errors to build up and propogate from one clock cycle to
the next (17). Since these errors depend on the past history of the input, they are
very difficult to eliminate by circuit techniques.
Although dielectric relaxation has always been recognized as an important source
of error in discrete capacitor structures, experimental data on integrated circuit ca-
pacitors is scarce and the physical mechanism is still poorly understood. In this thesis
a charge trapping mechanism is proposed to explain both threshold voltage relaxation
in MOSFETs and dielectric relaxation in integrated circuit capacit )rs. A complete
characterization of these phenomena and an understanding of their physical origins
are prerequisites for their successful elimination or reduction by circuit, device or
processing solutions.
1.2 Organization of the Thesis
This thesis is divided into two main parts; the first, consisting of Chapters 2-5, is
devoted to theory while the second, comprising Chapters 6 and 7 discusses measure-
ments and experimental results.
Chapter 2 begins with a review of various polarization mechanisms and instabili-
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ties which occur in the Si-Si0 2 system. In addition to charge trapping, there are many
other physical mechanisms such as mobile ions, dipolar and interfacial polarizations
and thermal effects, which under certain conditions, can manifest themselves in sim-
ilar ways. It is shown that these contributions can be neglected at the frequencies of
interest in circuit applications and it is therefore concluded that the relaxation effects
are due to the tunneling of charge to and from oxide traps.
Threshold voltage relaxation in MOSFETs and dielectric relaxation in capacitors
are just two particular manifestations of the tunneling of charge between the interface
and oxide traps under large-signal stress conditions. Oxide charge trapping can also
reveal itself in other ways, depending on experimental conditions and the particu-
lar variables which are chosen as the outputs in a measurement. For example, the
emission of charge from oxide traps can cause a slow decay of the current in charge
pumping measurements [18] or a long capacitance transient in DLTS measurements
[19]. Section 2.2 looks at some of these previous examples in which oxide traps have
been observed to affect MOS device characteristics and measurements.
Without loss of generality, the remainder of this thesis will focus only on threshold
voltage relaxation in MOSFETs and dielectric relaxation in capacitors. It is sufficient
to consider only these two effects for several reasons: (1) they are of fundamental
importance in circuit applications, (2) there is a scarcity of experimental data and
a lack of adequate theoretical models explaining these effects and (3) any theory
which describes the physics underlying these two effects is also applicable to any
other manifestation of charge trapping by slow states.
This thesis addresses a range of levels of modeling, beginning with a de.tailed
analysis based on the fundamental physics, moving through a series of approximate
solutions and concluding with some very simple circuit models. Chapter 3 begins
with a discussion of the theory of tunneling to and from oxide traps. Various channels
through which tunneling may occur are presented in Sec. 3.2 and it is shown that, by
careful design of the measurement conditions, all but the two most probable of these
can be neglected. These two channels are elastic tunneling transitions between oxide
traps and either interface states or band states in the semiconductor. Time constants
and rate equations are derived for these two processes in Sees. 3.3-3.5.
Chapter 4 extends the theory to include the effect of band bending in the oxide,
by which it becomes possible for an oxide trap to charge and discharge by different
mechanisms. A new formalism is introduced which takes into account all possible
combinations of initial and final states in ela5tic tunneling. Approximate expressions
for the voltage and time dependence are derived in Sec. 4.4. The remainder of Chap-
ter 4 considers the theoretical temperature and geometry dependence of the threshold
voltage shifts and discusses possible hysteresis effects. Chapter 5 then applies the the-
ory developed in Chapters 3 and 4 to dielectric relaxation in capacitors and derives
exact and approximate relations for the time and voltage dependence of the recovery
voltage.
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The experimental portion of the thesis begins in Chapter 6 with a discussion of
the issues and problems involved in the measurement of the small relaxation effects.
A simple closed-loop measurement circuit is presented in Sec. 6.2.2 which enables the
isolation of the trappin6-induced threshold ",oltage shift from other possible contri-
butions due to thermal gradients, hot carrier effects and other component nonideal-
ities. Experimental results obtained by these measurement techniques are presented
in Chapter 7 for conventional and nitrided Si02 gate dielectrics, together with sim-
ulation resluts based on the theory of Chapters 4 and 5. The relation of threshold
voltage relaxation to 1/f noise is discussed and a simple circuit model is presented
with which the effects of relaxation on circuit performance can be simulated using
SPICE. Section 7.3 presents measurements and simulations of dielectric relaxation in
capacitors as a function of bias conditions, voltage and temperature.
Finally, Chapter 8 concludes with a summary of the major results and some
suggested directions for future research in this area.
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Chapter 2
Background
2.1 Polarization Mechanisms
An ideal linear, time invariant capacitor has a unique charge for each value of the
applied voltage, independent of past history. Any real dielectric used in MIS devices,
however, does not respond instantaneously to a change in voltage. Dielectric relax-
ation refers to the time delay associated with the various polarization processes in
the insulator in response to a changing electric field.
When a DC voltage is suddenly applied across an insulating material, the move-
ment of charge can be classified into four contributions:
• DC Conductivity
An insulator can pass a steady flow of current which is controlled by the poten-
tial barriers at the contacts as well as by any space charge contained within the
dielectric. If carriers have sufficient energy to surmount the potential barrier or
a sufficient voltage is applied for tunneling throught the barrier to occur, then
carriers can be injected into the conduction band of the insulator. In addition
to this electronic component, conduction may occur by the migration of ions in
materials such as glass, or due to mobile ionic contaminants. The injection and
trapping of electrons in the insulator or the buildup of ions at the electrodes
can lead to a buildup of uncompensated space-charge in the dielectric which
modifies the potential. Under these conditions, if the barriers are not limiting,
the current can become space-charge limited [20], leading to relaxation effects
as discussed in Sec. 5.3.
• Electronic Polarization
The electronic component arises from the displacement of the electron cloud
relative to the nucleus. These d.isplacements are spatially limited and have time
constants in the optical frequency range.
9
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• Ionic Polarization
The ionic contribution is caused by displacements of charged ions towards the
electrodes which causes a change in interionic spacing. This polarization forms
more slowly than the electronic contribution, but is still essentially instanta-
neous at electrical frequencies. The electronic and ionic polarization therefore
contribute a nearly constant amount to the dielectric constant at the frequencies
of interest .
• Anomalous (Absorptive) Polarization
The remaining polarization mechanisms are of the slowly forming or ((absorp-
tive" type, with time constants in the electrical frequency range. These mech-
anisms result in a slowly relaxing current component when when a DC voltage
is applied or removed from an insulator and under AC excitations, contribute
to dielectric losses and dispersion in the dielectric constant over a limited range
of frequencies.
It is the slowly forming polarizations of the latter group which are of interest in
this thesis. Since we are interested in effects relating to circuit performance, only a
small subset of all possible relaxation mechanisms are of importance. In particular,
we only need to consider those mechanisms which can respond to a stimulus on time
scales comparable to normal circuit operation times, but which relax over a much
longer period of time when the stimulus is removed. The stimulus is either directly,
or indirectly, due to the application of a voltage across the dielectric of a MOSFET or
a capacitor, and the relevant time scales depend on the particular circuit configu'ration
and the required accuracy. For example, in a MOSFET input stage of an amplifier
or comparator, the only relevant events are those which can be initiated in the time
interval during which the input filay be subjected to large-signal voltage excursions,
but which leave persisting effects over time scales comparable to the settling time
of the amplifier. For a capacitor in a data converter or a switched-capacitor filter,
the mechanisms of interest are those which respond during a clock period, e.g. 1-10
p,s, but which require a greater amount of time to relax, leaving effects which persist
through several clock cycles~ Because the long relaxation times of these mechanisms
leave residual effects which persist for periods longer than the time it took to initiate
them, they often manifest themselves as hysteretic effects in circuits. Some of the
mechanisms which are candidates for explaining the relaxation effects in MOSFETs
and capacitors are discussed below.
2.1.1 Mobile Ions
It is well known that the drift of ionic contaminants such as sodium can shift the
flatband voltage in CV measurements of MOS capacitors [21, 22]. The time constant
for drift of positively charge ions across 1000A of Si02 are on the order of 100-1000
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Figure 2.1: (a) Dipolar polarization (b) mobile ions (c) trapping by interface states
or near-interface oxide traps
seconds or higher at room temperature (22). Thus, the time required to drift across a
typical tunneling distance of 10.11. [Sec. 2.1.4] would be on the order of 1.. 10 seconds,
many orders of magnitude greater than the tunneling time constant (Section 2.1.4),
and time scales of interest in typical circuit applications. In response to a positive
gate voltage stress, ionic drift causes the buildup of positive charge at the insulator-
semiconductor interface as shown in Fig. 2.1(b). Thus, LlVT / LlVa < 0, which is the
opposite polarity of the observed threshold voltage shift.
2.1.2 DipolarjInterfacial Polarizations
The dipolar polarizability arises from molecules with a permanent dipole moment.
The theory as presented by Debye (23] postulates a viscous damping effect on po-
lar molecules due to molecular interactions, which affects their response time in a
changing electric field. Interfacial. polarizations refer to the accumulation of charge
at structural iuterfaces in heterogeneous materials. Polarization in a two layer di-
electric having different conductances and dielectric constants was first proposed by
Maxwell [24]. Wagner (25] later analyzed the case of conductive spheres embedded in
a dielectric medium. Other examples of interfacial polarizations include the buildup
of charge at grain boundaries in polycrystalline materials, mobile ions and perhaps,
the exchange of charge by tunneling across an interface. These slow forming, or "ab-
sorptive" polarizations are capable of storing energy in the dielectric which is not
immediately available when the drive is removed.
W'hile data on Si02 is scarce, Snow [26] has analyzed a polarization effect in
phosphosilicate glass films which is believed to be an interfacial polarization due
to small amounts of a conductive phase, perhaps a crystalline precipitate, embedded
uniformly in the glass. TIle approach to saturation shows a broad distribution of time
constants, but the effective time constant, defined as the time required for LlV to come
within 1/e of its final value, is on the order of 100 minutes at room temperature, far
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too slow to cause errors at typical analog circuit frequencies. Rossel et al [27] also
observed threshold voltage shifts in MOSFETs due to dipolar polarizations which
were shown to be localized in a passivating layer of phosphorus glass rather than in
the Si02 •
In the dielectrics studied in this thesis, phosphorus glasses are not utilized at
any point in the processing of the Si02 so that dipoles should not contribute to the
measured hysteresis. More importantly, as shown in Fig. 2.1(a), for dipolar polariza-
tions, LlVT / .6.VG < 0, the wrong polarity to explain the observed shifts. Like mobile
ions, these instabilities have largely been eliminated by clean processing conditions
in modern technologies.
2.1.3 Fast Surface States
Fast surface states, or interface states, reside close enough to the Si-Si0 2 interface
that the wavefunction of a trapped electron overlaps the wavefunctions of channel
charge carriers and communication with the silicon bands can occur by a thermal
(phonon-assisted) mechanism rather than by tunneling. For a positive gate voltage,
charge trapping in fast surface states results in layer of negative charge along the
Si-Si02 interface, as shown in Fig. 2.1(c). Thus, ~VT/~VG > 0, the correct polarity
to explain the observed shifts. As first shown by Shockley, Read and Hall [28) and
reviewed in Sec. 3.5.2, the filling and emptying of fast surface states by channel charge
carriers obeys a first-order differential equation governed by the time constant
1T;°t(E) = . (2 1)
, unov{n. + nl) + upov(P. + PI) ·
where,
nICE) = n. exp(E - EF )/kTJ
~ Ncexp[-(Ee - E)/kT]
PI(E) = P. exp[(EF - E)/kT]
~ Nv exp[-(E - Ev)/kTJ
(Ec - EF > 3kT)
(Ec - EF > 3kT)
where N c and Nv are the effective densities of states in the conduction and valence
bands, Uno and Upo are capture cross sections for electrons and holes and v is the
thermal velocity. Consider three special cases, assuming an NMOS transistor and
some typical values for Uno, lTpo and n.:
1. Strong Inversion, (n. » nl)
1
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2. Accumulation, (P. » PI)
1
(7pt/VP•
:::::: 1 :::::: 10-1°5.
(lO-16CID2)(107C~/s)(1018CD1-3)
3. Instrinsic n. =p, = n,
(also assume E = EF, lTpo = Uno = 0")
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Since MOSFETs in analog circuits are normally biased in strong inversion, the re-
sponse of the interface states is typically quite fast, on the order of lOOps. Thus,
under normal bias conditions the fast surface states respond too quickly to explain
the long relaxation times (> lOOms) associated with the threshold voltage hysteresis.
However, when the surface carrier concentration is low, as in depletion or weak inver-
sion, the time constant for interface states can become long and strongly temperature
dependent.
2.1.4 Oxide Traps
The occupancy of oxide traps also satisfies a first-order differential equation with a
time constant that increases exponentially with depth from the interface, as discussed
in Sec. 3.3. Assuming a rectangular tunneling barrier of height ¢c=3eV between the
Si and Si02 conduction bands, the time constant is,
Toe(Z) = Toexp(z/zo)
2:0 = 1ij2.j2mtPt;:::::: 1..1
(2.2)
(2.3)
===> Tot ~ 160j.Ls. for 2:=10 A
where To ~ 10-10 S [29] is the time constant at the interface. The exponential depen-
dence of the time constant provides a time constant dispersion spanning many orders
of magnitude which can easily explain circuit errors on the time scales of interest.
For example, Eq. (2.2) yields a time constant of about 2p,s for a trap located IDA
and 50ms for a trap located 20A from the interface. As shown in Fig. 2.1(c), oxide
traps produce threshold shifts with the correct polarity (LlVT / LlVa > 0) to explain
the experimental observations.
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2.1.5 Defect Relaxation
We have assumed that the energy of a trap remains constant after accepting or emit-
ting an electron. However, it is possible for the energy of a trap to change depending
on its charge state. An electron may tunnel into an unrelaxed (empty) defect con-
figuration at an energy E e which then decreases by an amount LlE. The electron
then tunnels out of the relaxed (filled) state at an energy E e - AE. Zvanut et al [30]
measured such a relaxable defect with a relaxation energy ~E ~ IeV.
Breed [31] has proposed two types of traps in Si02 , both of which have ground
states below the top of the Si valence band. The excited (empty) state of the type 1
trap, with ilE1 ~ O.6eV falls within the Si bandgap, while the excited state for the
type 2 trap with LlE2 ~ 1.3eV is above the Si conduction band.
Defect relaxation causes hysteresis effects in MOS CV measurements and cannot
be ruled out as a source of threshold voltage hysteresis in MOSFETs. However, these
effects are typically observed under much higher voltages than those used in typical
analog circuits.
In addition to these relaxation mechanisms, which are properties of the dielectric
and the silicon-insulator interface, the following effects may also contribute to mea-
surements of threshold voltage hysteresis:
2.1.6 Hot Carrier Effects
It is well known that the hot carrier effect can cause an increase in the threshold'volt-
age of an NMOS transitor, due to the creation of interface states and the trapping of
charge in the oxide [32, 33, 34,35,36,37]. While the origins of hot carrier degradation
are still incompletely understood, three distinct types of damage have been identi-
fied: interface state generation, oxide trapped charge and "relaxable" traps. Oxide
trapped charge is primarily responsible for the degradation in NMOS devices at high
gate bias, VGS ~ VDS , where hot electron injection into the oxide is at a maximum
[38]. The creation of interface states is enhanced by the injection of both electrons
and holes into the oxide (39, 40], a condition which peaks at VGS ;:::: VDs /2, which is
where the maximum threshold voltage shifts occur. These types of damage are of a
permanent nature.
The third type of damage, the so-called "relaxable" states, are thought to be cre-
ated during hot hole injection, which is maximized around VGS ~ Vns/4. These states
appear to be neutral when created but can be filled and emptied by the injection of
electrons or holes into the oxide by channel hot-carrier stressing or by the application
of a large bias to the gate (±4MVfem) [41, 35). Following stress at VGs = Vns/2,
Doyle (42] has reported that some of the created damage dissappears with a time con-
stant T.,. ~ 600 - 900s when the device is grounded at low VDs. This relaxation was
originally thought to be due to an annealing of the d.amage [42], but is now believed
2.1. POLARIZATION MECHANISMS 15
to be due to the tunneling emission of carriers trapped in defects created during stress
[41].
The creation of interface states and relaxable traps may be enhanced under dy-
namic stress conditions, where the drain voltage is held constant at a high value and
a square wave is applied to the gate [40,43], since both electrons and holes will then
be injected into the c:cide.
These effects are of great interest since they may contribute to the observed thresh-
old voltage shifts under certain bias conditions, especially in saturation, which is the
normal bias region for MOSFETs in analog circuits. However, it is important to
first understand the threshold voltage relaxation due to the exchange of charge with
existing traps, in the absence of any hot carrier effects. The creation of defects, es-
pecially of the relaxable variety, must be eliminated from the measurement, as they
will interfere with the effect we are trying to isolate. For this reason, the threshold
voltage relaxation measurements must be carried out in the linear region with 50mV
< ~'Ds < 100mV, where impact ionization and the associated hot carrier damage is
negligible (44]. The difference between dynamic hot carrier stressing (high VDS ) and
our pulsed measurement conditions (low ~rDS) should be emphasized. In the former,
threshold voltage relaxation effects are caused by the capture of electrons by oxide
traps created during stress, whereas in the latter, the shifts are due to the charging
of pre-existing traps.
2.1.7 Thermal Hysteresis
The circuit described in Section 6.2.2 actually me8~ures the change in drain current
due to an applied gate voltage pulse. The change in drain current depends on both
mobility JL and threshold voltage VT • In saturation, the dominant term in the temper-
ature dependence of the drain current is 1£, which follows a T-3/2 po,ver law, causing
the drain current to decrease with temperature. In the subthreshold region the VT
term dominates and the current increases with temperature. CuevdS [45] has demon-
strated that temperature changes due to changes in device power dissipation may be
indistinguishable from trapping relaxation effects. It is therefore of great importance
to ensure that the power dissipation through the device under test be maintained at
a constant level so that this source of hysteresis may be ruled out.
Assuming that hot carrier and thermal effects can be eliminated by proper design
of the measurement apparatus, we can conclude that, at the time scales of inter-
est, threshold voltage relaxation is probably due primarily to tunneling of charge
between the interface and pre..existing oxide traps, with the possible contribution,
under certain temperature and bias conditions, of the fast surface states. While de-
fect relaxation may potentially contribute to the hysteresis at high stress voltages, we
neglect this effect for now.
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2.2 Previous Studies
Surface states at the Si-Si02 interface introduce allowed energy levels within the
silicon bandgap which can exchange charge with the substrate, causing degradation
in the performance of MOS devices. These trapping centers are traditionally divided
into two classes: the fast states which are located at the interface plane and slow
states located within the oxide. The interface (or fast) states are in intimate electrical
contact with the substrate and communicate readily with the silicon conduction and
valence bands by a thermal process, as modeled by Schockley, Read and Hall [28].
These traps are characterized by a single time constant at any given energy. Charge
transfer between the oxide traps (slow states) and the su'.... :ate occurs either by
overcoming the high potential barrier presented by the oxide, or by tunneling through
the oxide layer, leading to a very wide range of time constants. In this section we
survey previous studies of the effects of oxide traps on MOS device characteristics
and measurements.
2.2.1 Slllall-Signal Measurements
l/f Noise
The effects of oxide traps on the small-signal performance of MOSFETs have been
studied extensively. McWhorter showed that the tunneling mechanism provided the
time constant dispersion necessary to explain the 1/f spectrum of flicker noise in
germanium filaments [2]. Later, this theory was verified experimentally and extended
to explain the 1/f noise in MOSFETs [46, 29, 47, 48, 49, 50]. The actual noise
spectrum is not strictly II!, but goes as 1//", where 0.7 < I < 1.2. The exponent
'/ has been shown to depend on gate voltage through the shift in oxide trap energies
due to the electric field in the oxide, an effect which also influences the threshold
voltage hysteresis, as shown in Section 4.3.1. Measurements of 1/f noise have also
been investigated as a technique to measure oxide trap densities [51, 52, 53,54].
Conductance and Capacitance-Voltage (C-V) Measurements
The standard techniques for studying surface states at the semiconductor-insulator
interface utilize capacitance-voltage and conductance measurements. The accepted
model for interpreting the results of these experiments treats all traps as though
they are located directly at the Si-Si02 interface where they communicate with the
semiconductor bands by a thermal mechanism. However, the parallel conductance of a
MOS structure often shows a dispersion in time constants greater than that predicted
by the standard Shockley-Read-Hall analysis of trapping by interface states. Some
authors have explained this effect by the tunneling of charge to and from oxide traps
[55, 56], while others have shown that an accurate model requires the superposition
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of contributions due to both the oxide traps and the interface states [57].
Heiman and Warfield [58] studied the effects of oxide traps on MOS capacitance
measurements and noted that, under certain bias conditions there may be an asym-
metry in the depth to which traps fill and empty, leading to hysteresis in CV curves.
The model which they developed forms the basis for most analyses of the effects of
oxide traps on MOS device characteristics and will be discussed in more detail in
Section 2.3.
2.2.2 Large-Signal Measurements
The focus of this thesis is on the effects of oxide traps on the large-signal transient
response of MOS circuits. In contrast to small-signal measurements, where fluctua-
tions in trap occupancy in a narrow energy window a few kT wide around the Fermi
level are of interest, in large-signal measurements the Fermi level may sweep across
a wide range of trap energies at the interface and band bending in the oxide may be
substantial. While studies of the effects of oxide traps under large-signal conditions
have been limited, several areas in which they impose important limitations on the
performance and measurement of MIS devices are reviewed below.
Threshold Voltage Relaxation in Si02
Charge trapping hysteresi~ in MOSFETs was studied by Lundstrom et al [59, 60] who
measured drain current drifts in MOSFETs corresponding to threshold voltage shifts
of lOOmV-200mV. They observed that the shift was a logarithmic function of time,
a result which they modeled by an analysis paralleling that of Heiman and Warfield,
assuming a continuous distribution of oxide traps in energy. There are difficulties
with this analysis, as will be discussed in Sec. 2.3. With stress times on the order
of minutes to hours and voltages ranging from 7-25 V, their measurement conditions
were far outside the normal operating range of modern analog integrated circuits.
Rossel et al [61] observed slow drifts in drain current and threshold voltage fol-
lowing a step in gate voltage of sufficient amplitude to invert the surface. Following a
decrease in drain current durlng a long stress period persisting for many hours, it was
found that the current could be restored to its original value by the application of a
short accumulation pulse, on the order of seconds. This behavior was explained by
the slow emission of majority carriers from a discrete trap level, located close to the
energy level of the substrate dopant impurities, during stress, and the faster capture
of majority carriers during cutoff. The origin of the traps was belie?ed to be due
to the spreading of dopant impurities into the oxide during thermal growth. Under
normal circuit bias conditions, however, such a majority carrier trap always lies well
above or below the Fermi level and its occupancy will remain unchanged unless the
device is driven close to cutoff.. Therefore, this model cannot explain hysteresis effects
in the bias regions of interest in most circuits and particularly, in the bias regions
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studied in this thesis (Chapter 6). The smallest stress times in Rossel's study were
on the order of tens of seconds, which are too long to be of interest in most analog
circuit applications.
In previous work on threshold voltage hysteresis, NMOS transistors subjected to
positive polarity gate voltage pulses of 1-5V on time scales ranging from IJ.Ls to lOms
exhibited threshold voltage shifts from lOOp,V to ImV [62, 10]. PMOS transistors
showed substantially less hysteresis under the same stress conditions. Negative stress
voltages produced no measurable hysteresis in either channel type. A strong correla-
tion was found between threshold voltage hysteresis and 11f noise, in support of the
tunneling model.
Charge Pumping
Charge pumping is a technique for measuring surface state densities on MOS tran-
sistors or capacitors [6:.1, 64, 65, 66, 67, 68, 69, 70, 71]. A voltage pulse is applied
to the gate, alternately filling surface states with holes and electrons and causing a
recombination current to flow through the substrate connection. A saturation level is
expected for the charge pumping current when the gate pulse is sufficient to drive the
Fermi level all the way to one the band edges, at which point all of the traps will be
filled with either electrons or holes. However, the charge pumping current is observed
to increase slowly with voltage above the saturation value. One component of this
excess current depends logarithmically on the duration of the gate voltage pulse and
it has been suggested that this is the result of the tunneling of charge into oxide traps
[18]. ".
Deep-level Transient Spectroscopy
In deep-level transient spectroscopy (DLTS) the interface states are filled during a
pulse and the emission rates are analyzed during a temperature scan. .~gain, the
DLTS spectrum should saturate for sufficiently large pulse amplitudes because all the
interface states are filled. Instead, the amplitude of the DLTS spectrum is observed
to increase when the filling pulse amplitude or the pulse width increases. This effect
has also been explained by the tunneling of charge carriers between oxide traps and
the semiconductor surface[72, 73].
Threshold Voltage Instabilities in 111-V and II-VI MISFETs
Threshold voltage instabilities in many 111-V and II-VI compound semiconductors
pose a serious problem in the attempt to realize electronic devices. The drain current
of a MISFET is observed to decrease as a function of time after the application of a
positive gate voltage step which induces an accumulation of electrons in the channel.
This drain current drift may persist for minutes to hours. Several mechanisms have
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been proposed to explain this drain current drift phenomenon, including nearest-
neighbor hopping of anion vacancies [74, 75] and the capture and emission of free
carriers by defects located in the nea.r interface region [76]. In the disorder-induced
gap state (DIGS) model [77, 78] these defects are distributed energetically in the
bandgap of both the insulator and semiconductor, and spatially in the insulator layer
near the interface. Interface state densities in these compounds are much higher than
in silicon and in GaAs may be so high as to prevent inversion by pinning of the Fermi
Level near midgap.
Koelmans and de Graaf [79] analyzed this drift in thin film edSe FETs and found
the decay to be approximately logarithmic with time. Many researchers have reported
that the drain current drift is strongly temperature dependent, disappearing at low
temperatures. Based on Heiman and Warfield's model, they explained the effect due
to the tunneling of carriers into two discrete trap levels in the insulator, one falling
energetically within the bandgap of the semiconductor and one above the bottom of
the conduction band. Electrons are captured by thermally assisted tunneling into the
higher energy trap and by temperature independent tunneling into lower one.
Drain current drifts in InP MISFETs have also been explained b}· the tunneling of
charge into discrete trap levels in the insulator [80, 81, 82]. It has also been suggested
by Goodnick [83] that the tunneling occurs, not to discrete trap levels, but to a
conducting bulk-like layer of In2 0a within the native oxide at the interface. More
recently, Van Staa and Rombach [84] have conducted constant capacitance deep level
transient spectroscopy (CC-DLTS) studies on InP-Si02 MIS capacitors and were able
to explain the capture and emission characteristics using Heiman and Warfield's model
with a continuous spatial and energetical di!:tribution of traps within the b~ndgap.
While most studies confirm a logarithmic time dependence, Prasad [85, 86] showed
that the time dependence in InP MISFETs is closer to VAV ex: log(t), a result that
was explained for a monoenergetic trap level by including oxide band bending in the
Heiman and Warfield analysis. Some authors report a temperature dependence of the
drift similar to that observed by Koelmans and de Graaf in edSe [80] while others [87]
contend that the temperature dependence is merely a measurement artifact. Drain
current drifts have also been observed in InSb transistors and have been explained by
the same basic mechanisms [88J.
Clearly, this problem is still only partially understood, and an investigation of
threshold voltage hysteresis in the Si-Si02 system may contribute to an understanding
of the drain current drift in compound semiconductors.
Dual-Dielectric Memory Devices
A hysteresis effect also occurs in the flat-band voltage of MNOS structures [89, 90J,
an effect which has been exploited in the fabrication of memory devices. In this
case, the traps of interest are usually located in a second dielectric, separated from
the Si substrate by a layer of Si02 • Under sufficiently high voltages, traps in the
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second layer can be lowered to the Si valence band energy where they are filled by
tunneling electrons. When the stress is removed the charge remains trapped, until
the application of the opposite polarity voltage exceeds a threshold voltage where the
trapped carriers line up in energy with the Si conduction band and can tunnel back
out to empty states. The Si02 layer must be sufficiently thick to prevent leakage to
fast surface states at the interface. Defect relaxation (30), as discussed in the next
section, may also contribute to hysteresis effects in dual-dielectric memory devices.
We shall see later that the conduction band.to-valence band (cb/vb) and valence band-
to-conduction band (vbl cb) tunneling processes do not normally occur in the voltage
ranges of interest in analog circuits.
2.3 The Model of Heiman and Warfield
While Heiman and Warfield (58] were primarily concerned with deriving the contri-
bution of oxide traps to the small signal capacitance of the MOS structure, they
noted the possibility of hysteresis effects in CV curves and their method of analysis
has formed the basis for most analyses of the effect of oxide traps on MOS device
characteristics. The model has a simple intuitive appeal but several difficulties which
are worth mentioning briefly.
The basic approach consists of first deriving the capture cross section of an oxide
trap as seen by an electron at the interface (58]:
CTn(E,~) - CTno(E)exp(-:vjzo)
up(E, z) - tTpo(E) exp( -z/zo)
. (2.4)
(2.5)
(2.6)
where :1: 0 , as defined in Eq. 2.3, is a characteristic length on the order of lA and
CTno(E) and upo(E) are the capture cross sections for electrons and holes, respectively,
by an interface state at energy E. This result follows in an almost obvious way from
the exponential decay of the electron wavefunction with depth from the interface.
The change in trapped carrier concentration at energy E and depth x is then
calculated by a Shockley-Read-Hall (SRH) analysis [28), with a time constant obtained
by substituting the effective capture cross section, Eq. (2.4) into Eq. (2.1):
1
----------exp(zjxo )
unov(n. + nl) + lTpov(P. + PI)
To exp(:z:jxo )
where To is the time constant at the interface (:c = 0).
There are questions as to the validity of a direct application of the SRH analysis to
tunneling transitions between electrons at the interface and traps in the oxide. There
are several reasons for this; (1) The SRH analysis was derived for thermal transitions
between a band edge electron or hole and a trap at the same general location in space.
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The SRH kinetic picture, in which an electron moving at the thermal velocity will be
captured if it comes within the capture radius of a trap, does not even make sense In
the case of tunneling, where there is no physical current flowing in the conduction band
of the insulator. (2) If tunneling is elastic, then the capture rate is not proportional to
the total electron concentration as in SRH theory, but depends only on those electrons
at the same energy as the trap level. This is especially important for the accurate
modeling of the temperature dependence of trapping, as discussed in Sec. 4.5. (3)
For a one-dimensional barrier potential, the transmission probability for an electron
impinging on the interface depends on the component of its wavevector parallel to the
interface. This makes sense intuitively, since an electron with all of its momentum
directed parallel to the interface will certainly have a smaller proba.bility of tunneling
into an oxide trap than an electron with all of its momentum directed perpendicular to
the interface. As shown in Sec. B.l, the tunneling probability decreases exponentially
as the component of the wavevector parallel to the interface, kll = (0, ky , kz ), increases.
Thus, tunneling is dominated by the density of a one-dimensional subset of states with
kll ~ o.
This method treats the oxide traps formally as if they were interface states com-
municating thermally with the conduction band, with the tunneling process taken
into account implicitly by an effective capture cross section which increases exponen-
tially with depth into the oxide. Although the derivation is based on the tunneling
of a conduction band electron into an oxide trap at constant energy, the result has
been applied by Heiman and Warfield and others [58, 59, 79, 84, 80] to the tunneling
of carriers into oxide traps with energies falling within the silicon bandgap... There
is no explicit reference in Heiman and Warfield's original paper as to the physical
mechanism by which traps in the band gap might be filled, however the SRH analysis
implicitly assumes a thermal mechanism.
While Heiman and Warfield's approach has been successful in explaining many of
the qualitative features of data, it does not rest on a sound theoretical foundation
and fails to describe the more detailed voltage, time and temperature dependence of
the data, as presented in Chap. 7. The derivation also assumes Boltzmann statistics,
which is not valid under high gate biases when the Fermi level is near or in the
conduction band. Unfortunately, these are the conditions of interest in our pulsed
gate voltage experiments and in many other studies to which this type of analysis has
been applied.
In Sec. 3.4.3 we shall present a specific mechanism which does lead to a time
constant of the same general form as Eq. 2.6. The new derivation yields increased
insight into the actual process taking place and provides an interpretation and method
for calculating Uno and Upo in Eq. 2.4 quantum mechanically. We shall also investigate
other mechanisms for dissipating energy during the transition, which lead to different
forms of the tunneling time constant.
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Chapter 3
Theory of Tunneling to and from
Oxide Traps
3.1 Introduction
In modeling semiconductor device behavior for the purpose of understanding or pre-
dicting its effect on circuit performance, two genercl attitudes can be taken. The first,
or empirical, approach seeks a mathematical model or analog which simulates chosen
aspects of the observed behavior, without demanding a physical understanding of
the underlying mechanisms. Dow's model for dielectric relaxation in a capacitor, dis-
cussed in Chapter 5, is an example of this kind of model. Success is measured by some
criterion of fit of the model to the data, without requiring any connection between
the underlying physics and the parameters needed to achieve such fit. This approach
may be demanded by lack of more detailed understanding or may be motivated, even
when an exact description is possible, by the requirements of computational speed
and efficiency in a circuit simulation environment.
The second approach seeks, above all, an understanding of the underlying physics.
This physically-based approach starts from fundamental mechanisms, deriving the
system behavior and comparing with experiment. Success is based on the ability of
the model to predict or explain the results of future experiments.
The first approach seeks to describe, the second to explain, the phenomenon of
interest and both approaches have their place in the overall modeling effort. The
orientation of this thesis is primarily on the secon.d approach. This is based on the
b~lief that, while the prediction and improvement of the performance of devices in
circuits is our ultimate objective, an understanding of the mechanisms responsible for
threshold voltage relaxation is a prerequisite for the development of effective process-
ing, device and circuit level solutions to the problem. Armed with a qualitative and
quantitative physical understanding, the development of fast and efficient models for
circuit-level simulators then becomes a relatively straightforward task.
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The first step in attempting to formulate the problem is to identify and isolate the
dominant mechanisms responsible for the observed behavior. This chapter is de'V"oted
to a theoretical description of the fundamental mechanisms which cause the threshold
voltage relaxation err~~ts. This theory is then applied in Chapters 4 and 5 to predict
the response of MOSFETs and capacitors under pulsed gate voltage stress. These
results are verified against experimental data in Chapter 7. In Sec. 7.2.6 we will use
what we have learned to construct a simplified model for threshold voltage relaxation
which exemplifies the first approach to modeling; capturing the essential features of
the observed behavior while bypassing the detailed physics.
3.2 Fundamental Mechanisms
In Chapter 2 it was shown that the polarity and long relaxation times of the observed
threshold voltage shifts could only be explained by a mechanism involving the tunnel-
ing of charge to and from oxide traps. The mechanisms for charging and discharging
of oxide traps in an MIS structure can be classified into two groups, (1) the capture
(emission), by traps in the insulator, of electrons or holes from (to) the insulator
conduction and valence bands [Fig. 3.1(a)], and (2) the direct tunneling of electrons
and holes between the metal or semiconductor and traps in the insulator [Fig. 3.1(b)].
3.2.1 Insulator Band-to-Trap Transitions
Processes in the first group have been studied extensively, both for their importance as
long-term degradation mechanisms in MOS devices [91] and as a tool for studying the
properties of insulating barriers [92, 93]. The capture process requires two steps; (1)
the injection of elect:rons or holes into the insulator from the metal or semiconductor,
or their generation within the insulator itself and (2) the capture of these injected
carriers by a trap in the insulator.
Once an electron or hole is present in the oxide conduction or valence band,
the capture step may occur through various energy-loss mechanisms, including ther-
mal (phonon-assisted), radiative (photon-assisted) or Auger-impact (particle, i.e.
electron- or hole-assisted) processes. Since the latter two are comparatively weak
[94, 92, 95], the capture process is generally assumed to be thermal and is described
by SRH kinetics [28]. Thus, the rate at which traps are filled is given by [92, 96]
dnot (~ = un! Dot - not) - vnot
where f = nv is the flux and v = Ncvexp(-(Ec - Et)/kT] is the emission rate. It
should be emphasized that, despite its widespread and general use, this expression
is strictly valid only for the thermal capture of electrons propagating through the
conduction or valence bands of the insulator.
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The first, or injection step, may be accomplished by:
1. Generation of carriers within the oxide, e.g. by internal photoemission (IPE),
kilo-volt electron beam generation (keV-EBG), X-ray or vacuum ultra-violet
light electron injection (VUVEI).
2. Fowler-Nordheim tunneling electron injection (FN-TEI).
3. By imparting to the carriers in the semiconductor sufficient energy to surmount
the semiconductor-insulator potential barrier, e.g. by avalanche electron injec-
tion (AEI).
For MOS devices in circuits under normal operating conditions, only the second
two mechanisms, shown schematically in Fig. 3.1(a), need be considered. Fowler-
Nordheim tunneling occurs when the electric field is high enough to lower the oxide
conduction band sufficiently close to the semiconductor conduction band for electrons
to tunnel through the triangular barrier. In this regime, the tunneling current is a
strong function of the electric field £ across the oxide [97],
(3.1)
where G and (3 are functions of the barrier height and the effective masses [98, 99].
For the oxide thicknesses and fields used in MOSFETs in analog Ie proce&ses, Fowler-
Nordheim tunneling is usually negligible under normal circuit operating conditions.
For example, with an oxide thickness of 50DA, 15V across the oxide would decrease
the barrier thickness to lOOA at the silicon conduction band edge, which is still too
thick for substantial tunneling currents. Fowler-Nordheim tunneling will generally be
insignificant for fields less than about 7 MV/ern [92], a condition which is satisfied in
all of our measurements and in virtually all analog circuits.
Since the oxide barrier is too high for significant thermal injection, the only way
carriers can gain sufficient energy to surmount the barrier is through photons (internal
photoemission) or by acquiring energy through impact ionization. In circuits, only
the latter mechanism may contribute. Substrate hot carrier injection occurs when the
silicon is driven into deep depletion by the application of a high gate voltage. Electrons
and holes generated by avalanche multiplication in the semiconductor space charge
layer are accelerated toward the interface by the high electric field with sufficient
energy to surmount the barrier. In MOSFETs, this is generally not of any importance,
since gate voltages are low and the presence of the source and drain regions prevents
the substrate from deep-depleting.
In analog circuits however, MOSFETs are are usually biased in saturation and
the generation of hot carriers by impact ionization in the high lateral fields at the
drain end of the channel is a problem which cannot be completely avoided. While the
contributions of channel hot carriers cannot be overlooked, it will be shown in Chapter
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7 that threshold voltage relaxation effects occur even in the linear region, at voltages
too low for the generation of hot carriers. Furthermore, it is found that the threshold
voltage shifts are a very weak function of drain voltage, so tllat even at moderate levels
of saturation, hot carriers contribute negligibly. The technique used to measure the
threshold voltage relaxation, as described in Chapter 6, is designed to exclude all
mechanisms from the first group. It can therefore be concluded that only the second
category, consisting of direct tunneling transitions between the semiconductor surface
and oxide traps, can be responsible for the observed threshold voltage shifts.
3.2.2 Tunneling to and frolll Oxide Traps
While processes from the first category have been researched extensively, particularly
by the digital community, because of their long term effect on device reliability, the
e~ect of the direct tunneling mechanisms on device performance has received very
limited attention [1, 91]. It will be shown in this thesis that, in addition to the long
term stability issues, the direct tunneling of charge carriers to and from oxide traps
affects the immediate, short-term operation of MOS devices and consequently, poses
a potentially even more important limiting factor on the performance of precision and
high-speed analog circuits. This group of mechanisms, involving tunneling transitions
to and from traps, can be classified according to the nature of (1) transitions at the
interface, (2) transitions in tIle harrier and (3) transitions within the oxide trap:
1. Transitions at the Interface
At the Si-Si02 interface, three types of initial states are available; conduction band
states, valence band states and interface (fast surface) states. Since interface states
communicate thermally with the conduction and valence bands, any oxide trap charg-
ing/discharging process which includes these states is inherently a multi-step process.
The first step in this process is the thermal capture of a carrier from the silicon con-
duction or valence band into an interface state, which may occur by either a cascade
process or lattice relaxation multiphonon emission [100], as discussed in (3) below.
The details of the capture process are not important, since it is well known that the
interface states can be modeled within the SRH theory. The second step is the tun-
neling of the electron from an interface state into an oxide trap. The process may
also proceed in the reverse direction.
A two-step process of this type, involving tunneling through a real intermediate
state (trap-assisted tunneling), was first proposed by Sah [101, 102] to explain the
excess currents in Esaki diodes. In this case, tunneling between the conduction and
valence bands occurred through a deep bulk level. Fu and Sah [46) later proposed
two step-tunneling through interface states to explain Ilf noise in MOSFETs.
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(a) (b)
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Figure 3.1: Mechanisms for introducing charge carriers into Si02 • (a) Thermal cap-
ture of electrons injected into the insulator conduction band; (1) avalanche elec-
tron injection (AEI), (2) Fowler-Nordheim tunneling injection (FNTEI), (b) Direct
tunneling to and from oxide traps; (3) elastic tunneling from the conduction band,
(4) inelastic (phonon-assisted) tunneling, (5) elastic tunneling followed by cascade
phonon emission or lattice relaxation multiphonon emission, (6) two-step, interface
state-assisted tunneling.
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2. Transitions in the Barrier
The transition through the barrier region occurs by tunneling, since the measurement,
by design, excludes the possibility of injection of carriers into the oxide bands. Tun-
neling can occur from an occupied initial state to an unoccupied final state through
either elastic or inelastic channels:
A. Elastic Tunneling Channel
For a time-independent barrier Hamiltonian, tunneling is inherently an elastic
process (Eq. A.12), requiring the presence of occupied states on one side of the bar-
rier and unoccupied states at the same energy on the other side, a fact that has
been overlooked in much of the literature [58]. Tunneling can occur directly from
the silicon conduction or valence bands into or out of oxide traps in a narrow energy
window around the hand edges where free carriers are available, or by the two-step
(trap-assisted) process described above. Since the interface states are continuously
distributed in energy throughout the silicon bandgap [103, 104], the elastic tunneling
channel can contribute to the charging and discharging of oxide traps over a wide
range of energies throughout the silicon bandgap.
B. Inelastic tunneling channel
If the barrier Hamiltonian includes terms that depend explicitly on time, it is
possible for the electron or hole to gain or lose energy in the process of tunneling.
The time dependent barrier fluctuations which stimulate the inelastic tunneling and
provide the required change in energy may take the form of various elementary ex-
citations in the barrier. These may be quasi-particle excitations, such as electrons,
holes, excitons and photons, or collective excitations, such as phonons, plasmons, and
magnons.
Phonon-assisted inelastic tunneling has been widely studied and is known to cause
discontinuities in the slope of silicon and germanium tunnel diode current-voltage
characteristics [105] at small forward and reverse voltages corresponding to the emis-
sion of phonons required to consprve momentum in tunneling across the indirect
bandgap.
3. Transitions at the Trap Site
The final state is, by assumption, a bound energy level of an oxide trap potential
well. However, the final state into which the carrier tunnels need not necessarily be
the equilibrium ground state of the defect. We discuss below two possible mecha-
nisms which are essentially the reverse of the trap-assisted process discussed above,
in which capture occurred by a thermal transition to an interface state, followed by
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Oxide Silicon
.....- : Tunneling
~ : Phonon Emission
Figure 3.2: Elastic tunneling followed by cascade phonon emission.
a tunneling transition. We now consider the case where tunneling occurs into an
excited state of a trap, followed by a thermal transition into the ground state. There
are two mechanisms by which this thermal step might occur. These mechanisms were
originally proposed to explain the microscopic mechanisms responsible for SRH ther-
mal recombination events in bulk semiconductors, but the principles apply equally
well to transitions at the interface or within the oxide, the only difference being that,
in the latter, the first step is a tunneling transition.
A. Cascade Phonon Emission
This process is thought to be the dominant capture mechanism in shallow defects
with coulombic attractive potentials, which have a number of bound state energy
levels analogous to the hydrogen atom. An example of such a level in Si02 is the
2.4 eV trap thought to be associated with immobile sodium [92]. A conduction
band electron that comes within the large capture radius of an excited state, or an
electron which tunnels directly into an excited state as shown in Fig. 3.2, can lose
energy in steps by cascading down the ladder of excited levels to the ground state
[106, 95, 107, 108, 109].
The cascade process was originall~r proposed by Lax [106, 95] to explain tIle very
large capture cross sections of a wide variety of traps in Si and Ge. Since many of
these traps have binding energies of many times the Debye energy, the question arose
of how the large energy change is dissipated during a capture event. As we have
seen, a single transition to the ground state by multiphonon emission is an improba-
ble process, and could not explain the large cross sections measured. Provided that
the separation between excited states is less than the Debye energy kTD , each of the
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Figure 3.3: Configuration coordinate diagram showing (a) system consisting of an
electron in the conduction band and an empty oxide trap (b) system consisting of an
electron in a bound state of an oxide trap.
transitions in the cascade process requires the emission of only one phonon and can
occur readily. However, there is also a finite probability that the electron will be
thermally reemitted back to the conduction band or a higher excited state during
any of these intermediate stages, leading to a capture cross section which increases
with decreasing temperature. The rate limiting step is the last transition, from the
first excited state to the ground state, which may require a multiphonon transition.
However, the carrier is effectively trapped, having been removed from the conduction
band and undergone a decrease in energy in the process, regardless of whether it
actually enters the ground state or not.
B. Lattice Relaxation Multiphonon Emission
The majority of traps in Si02 are neutral and are believed to capture electrons
and holes by lattice relaxation mlutiphonon emission (MPE) [92, 110, 111, 112, 113].
Fig. 3.3 shows a configuration-coordinate diagram of the changes in the total energy
of the system which occur during the capture process. Initially, the system consists
of an empty defect in the oxide and an electron at the interface, which we assume is
in the conduction band, but may also be in an interface state. The total energy of
the system consisting of electron + lattice is just
where Ec is the conduction band energy and the elastic energy of the lattice is a
quadratic function of the configuration coordinate. In this case there is minimal
coupling between the delocalized electron and the defect and the energy is minimized
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when the lattice is in its undistorted equilibrium configuration with Q = 0, as shown
in Fig. 3.3(a).
After capture, the presence of the electron at the defect site changes the bonding
of the lattice ions with their nearest neighbors. The lattice becomes polarized in the
vicinity of the electron and the equilibrium positions of the ions change. To first
order, the lattice deformation linearly modulates the electron energy,
SEe = -BQ
where B = -8Ee /8Q is the deformation potential [114]. The total energy of the
system consisting of the trapped electron and the surrounding lattice is then
E AQ2_BQ
- -AQ~ + A(Q - Qo)2
where the new energy minimum is at Q0 = B /2A. Thus, the presence of the electron
on the defect site lowers the equilibrium energy and shifts the coordinate as shown
in Fig. 3.3(b). This is analogous to the formation of a small polaron [115].
Capture occurs when, for sufficiently large lattice vibrations, which increase with
temperature, the two curves cross. At this point the electronic energies differ but
the total energies are equal and there is strong mixing between the initial and final
state wavefunctions. A tunneling transition can then occur from the interface into
the trap. Since the lattice cannot readjust as quickly as the electronic transition
occurs (Franck-Condon principle), immediately after capture the lattice will be in a
highly excited, nonequilibrium state due to the distortion created by the electron.
Relaxation to the final equilibrium state, Q = Q0' occurs by dissipating the excess
energy through multiple phonon emission. Since there is an energy barrier ~EB
for capture, the process is thermally activated and the cross section increases with
temperature.
The lattice relaxation mechanism has received strong support from measurements
of lO~N-frequency1/f noise due to single defect states in MOSFETs [116, 117, 118J
and by measurements of the shift between optical and thermal ionization energies in
Si-Si02 interface states [119]. It has also been reported in measurements of the tem-
perature dependence of the flatband voltage shift in avalanche injection experiments
on Si02 [120] and in two-level current fluctuations in metal-silicon-dioxide-silicon
tunnel diodes [121].
3.3 Tunneling Time Constant
In this section we derive a general differential equation describing tunneling transitions
between an oxide trap at energy E,. on the right side of a potential barrier, and a set
of states at energies E, on the left side of the barrier, as shown in Fig. 3.4.
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Figure 3.4: Band diagram showing transitions between states at energy E, at the
interface and states at energy E,. in the oxide
It is assumed that states on the left and en the right side of the barrier are in
equilibrium among themselves so that they can be described by Fermi-Dirac statistics,
with quasi-Fermi levels Fi and F,. respectively,
f,(E,) = [1 + exp(E, - Fi)/kT]-l
f,.(Er) = [1 + exp(Er - Fr)/kT]-l
(3.2)
(3.3)
In general, the transition rate (s-lcm-3 eV-1) from states on the left with energies
in the range E, to E, + dE, to states on the right at energy E". is given by
r,,.(E,, Er,kll) = Wi,. (E" E,., ku)!,(E')PI(E,)[l - f,.(E,. )]Pp(Er)~EI (3.4)
where PI (eV-I) and p,. (em-3 eV-I) are the densities of states on the left and right
sides of the barrier, respectively. W,r(E" E,., kll) is the probability per unit time of
an electron making a transition from a state at energy E, to a state at energy E,.
in the barrier. In general this probability is also a function of kif because the WKB
transmission probability for a one-dimensional barrier depends on the component of
the electron wavevector kz normal to the interface [Eqs. B.12 and B.13].
The rate of the reverse process is
The transition probability W,., is related to Wi" by detailed balance. In equilib-
rium, Iz = I" = f and Fz= F.,. = EF where f is the equilibrium Fermi function. The
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meaning of equilibrium in the insulator will be addressed further in Sec. 3.5.3. The
condition that the two rates self-balance in equilibrium yields
W,., = Wi,. exp[(E,. - E,)/kT] (3.6)
(3.9)
The net rate r(E,.) at which electrons flow into states at energy E.,. is obtained by
taking the difference between Eqs. 3.4 and 3.5, summing over all values of kll and
integrating over energy:
r(E,.) = '5;![r,,. - r,.ddE,
kll
= ~ IWr,.(El , E,., kll)p,(E,)p,.(E,.)
kll
x {fl(E,)[l - f,.(E,.)] - e(E..-E,)/lcTf,.(E,.)[l - f,(Ed]} dE,
8
= 8t[f,.(E,.)p,.(E,.)] (3.7)
Cancelling pya (E.,.) from both sides, since it is independent of E" and noting that
1 - !,(E,) = exp[(E, - F,)/kTJ!l(E,)
Equation 3.7 can be rewritten in the form
a;; + f,.[l + exp[(E,. - F,)/kT]~I Wi,.p,f,dE, = ~I W;,.p,f,dE, (3.8)
kll kit
The time constant can be identified as
1 I ~(E ) = {I + exp[(E,. - F,)/kT]} L: W,.. (E" E.. ,kll)pl(EI)fl(EI)dE,
T .,.,z ~
kit
The right side of Eq. 3.8 is just {I + exp[(E,. - F,)/kT]} -1 r-1 = fl(E,. )/r. Thus, the
differential equation governing the occupancy of oxide traps is
8f,.(E,.) f,.(E,.) fl(E.,.)
-a-t-+ T = T (3.10)
In the following two sections the time constant, Eq. 3.9, is evaluated for several
special cases of interest. Two possible types of initial states must be considered; band
states in the silicon and fast surface states at the interface.
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In this section we consider the case where the initial state is a state in the conduction
or valence band of the semiconductor. For simplicity we evaluate only the case of the
conduction band, the valence band being analogous.
In this case, pr is the density of oxide traps and PI is the one-dimensional density
of conduction band states at fixed kll' including spin,
(3.11)
(3.12)
where m· is the effective mass in the semiconductor, assumed isotropic, and L z is
the extent of the semiconductor perpendicular to the interface. Since k~ + kll 2 =
k 2 = 2m· E /;,,2 is fiJ~ed, PI is a function of kll. We .l.ssume all energies to be measured
upward from the silicon conduction band.
The density of states Eq. 3.11 assumes that electrons in the silicon can be treated
as a free Fermi gas, as in the Sommerfeld model of a metal. In fact, the electrons in
the inversion or accumulation layers form a two-dimensional electron gas, confined to
a narrow potential well at the interface, with quantized energy levels [122, 123, 124].
At the relatively high temperatures and low fields of interest we shall neglect this
quantization, consistent with the bulk of semiconductor physics on which MOS device
equations are based [104].
The occupancy functions on the left and right sides of the barrier [Eqs. 3.2 and 3.3],
in this case, ar~ just the corresponding functions for electrons at the interface and
traps in the oxide,
II - feE, t)
fr - fot(E, z, t) (3.13)
In general, both of these depend on time.
Equation 3.10 for the oxide trap non-steady-state occupancy function becomes
fot(E, z, t) = f(E) + [fo(E) - f(E)]e-t/Tot/eil
where fo and f are the equilibrium Fermi functions at the interface before stress
(t = 0-) and a very long time after stress (t -. 00).
Subsituting Eq. 3.11-3.13 into Eq. 3.9 and converting the sum over kll to an
integration using,
(3.14)
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Figure 3.5: Elastic tunneling from the conduction band. (a) Before stress; traps
empty, (b) During stress; traps fill by tunneling from filled conduction band states,
(c) A.fter stress; electrons tunnel out to empty conduction band states.
where n = LzL'IILz is the volume of the semiconductor, the time constant can be
written,
(3.15)
where kllmaz = (2m· E/h2)l/2 and the energy integration is over all conduction band
states, with the zero reference for energy taken at the bottom of the conduction band.
In a quantized description of the inversion layer, the continuous energy integration
would be replaced by a summation over subbands.
The value of the tunneling rate Wir and hence the time constant, depend on
whether the final state is at the same energy as the intial state and, if not, on the
mechanism by which the energy is dissipated. We explicitly evaluate Eq. 3.15 for
several cases below.
3.4.1 Elastic Tunneling
The band diagram of an NMOS transistor before stress is sllown in Fig. 3.5{a), with
a distribution of traps in the oxide indicated by open circles. When a positive stress
voltage is applied to the gate, the oxide bands bend as shown in Fig. 3.5(b), lowering
some of the trap energies to within tl1.nneling range of the conduction band. Traps
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with energies in a window a few kT wide around the conduction band can then be
filled by tunneling. Note that traps below the Fermi level require some mechanism
for energy loss, as will be discussed in the following sections, but cannot be filled
by elastic tunneling from the conduction band. When the stress is removed, these
trap energies rise again, relative to the interface, and the trapped electrons can be
reemitted to empty conduction band states as shown in Fig. 3.5(c). Of course, this
mechanism applies equally well to the tunneling of electrons at energies below the
valence band.
The transition probability is given by Fermi's Golden Rule [Eq. A.2],
(3.16)
where M'r is Bardeen's effective matrix element for tunneling, given by Eq. A.8.
Substituti.ng this expression into Eqs. 3.9 and 3.15, the time constant is
(3.17)
1 21r~ .... 2
- h ~ IM'r(Er, kll)1 p,(Er)
kll
Om- [kll ...... IM'rl 2 k dk
- 1r1i3 10 k;- II If
The details of the evaluation of Eq. 3.17 are presented in Appendix B for two
model trap potentials. Assuming a parabolic dispersion relation in the conduction
band of the oxide, the result is
Tot/cb(E,z) = To(E,z)exp [2 L2 K(z')dz'] (3.18)
[
4 (2M.\ 1/2 (4Jc - E + q£x)3/2 - (<Pc - E)3/2]
- To(E,z)exp 3 t;2) q£
where £ = - Yoz/toz is the electric field across the insulator. A two-band model for
K will be investigated in Sec. 3.6.
The value of the prefactor T o ( E, 2:) depends on the model used for the t~ap poten-
tial. Assuming a one-dimensional delta function for the oxide trap, from Eq. B.32,
1 qunE (2m. 2 ) 1/2 [ <Pc - E + q£z ]
= 41r1i2 M- (4)c- E +qEz)l/2_(4>c- E )1/2 (3.19)
{ [ 2E (2m. 2) 1/2 (4)c - E+ q£X)1/2 - (4)c - EY/2]}x 1-exp -- --Ii M· q£
where (Tn is the capture cross section of an oxide trap for an electron and m* and AI·
are the effective masses in the semiconductor and in the oxide respectively. If the
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(3.20)
trap is modeled as a three dimensional spherical delta function, then, from Eq. B.72,
1 21;, kK2 [ (-k2Z)]-~-- l-exp -
To m*z K2 + k 2 K
where k and K are defined in Appendix B. The one-dimensional and three-dimensional
results are equal, in the case of a rectangular barrier, if we identify tile "capture cross
section" in Eq. 3.19 as
3.4.2 Inelastic Tunneling
In the case of inelastic tunneling, the transition rate is given, from Fermi's Golden
Rule (Eq. A.2), by
Wi,. = 2: 1(.,p,.IH~,_phl.,p,)12
where H~,_ph is the electron-phonon interaction term in the Hamiltonian.
In normal-mode coordinates Qi, the interaction potential can be expanded in a
Taylor series [125],
V = Uc + E ViQi + ... E Vi;Ic ...nQiQjQ1e··· Qn + ·..
i ij1e•••n
where Uc is the static periodic potential, Vi = aUc /8Qi' Vi; = 82Uc/8Qi8Qj' etc.
When written in second quantized form [115, 126, 127], each of the Q;.'s either creates
or annihilates one phonon. Thus, there are several ways in which two states "po,
and VJb, differing in phonon occupation number can be coupled by this Hamiltonian.
In first order perturbation theory, the nth order term, Vi;1e...n in the expansion will
couple states differing by n phonons, with the emission or absorption of n phonons.
It is also possible for VJa and 'l/Jb to couple through the first order term Ei l~Qi via
virtual intermediate states in higher oiders of perturbation theory. While the actual
calculation of phonon-assisted tunneling probabilities is quite involved, it might be
expected that, since these processes involve higher orders of perturbation theory or
higher order anharmonic terms in the expansion of the electron-phonon interaction
potential, the transition probability would decrease rapidly with increasing n for non-
polar materials where the electron-phonCJn interaction is relatively weak. Indeed, it
is well known that multiple phonon emission, even when the carrier and defect are
located at the same point in space, is a highly improbable process [106, 95, 107],
and one might expect it to be even more unlikely when the initial and final state
wavefunctions are widely separated in space, as in phonon-assisted tunneling.
Another process for inelastic tunneling involves impurity molecules in the oxide.
When the energy difference between the tunneling electrons and the oxide traps corre-
sponds to the vibrational frequency of molecules in the oxide, ilE = hv, excess energy
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can be dissipated through the excitation of vibrational modes of the molecules. These
may arise from OR groups, present either chemically within the oxide, or as absorbed
residual water vapor [128, 129]. Exposure to room air or other organic contaminants
can introduce additional vibrational modes ranging in energy from 0.05 to O.5eV.
In Si02 the highest optical phonon energy is 0.153 eV [130] so, if tunneling occured
only from the conduction band, trap energies more than this amount below the band
edge would require a multiphonon emission. A related problem where inelastic tun-
neling competes with a two-step process arises in conjuction with excess currents in
MIM tunnel diodes [101, 102]. Kane [131] has calculated the excess currents without
gap states, with energy and momentum conservation provided by photons, phOltOnS,
multiphonons, electron-electron interactions and Auger processes. All of these yield
results too small to explain the experimentally observed currents. Thus, the presence
of a real intermediate gap state was found ,~o be essential [132]. The situation at
the MOS interface is similar and it is therefore reasonable to assume that, for traps
below the conduction band, if an elastic tunneling channel through interface states
and a phonon-assisted tunneling channel exist in parallel, then the latter process can
be neglected.
In the following two sections we describe two such processes whereby an elastic
tunneling step is accompanied by an energy loss through the occurence of a thermal
transition) either at the defect site or at the interface.
3.4.3 Lattice Relaxation Multiphonon Elllission (LRME)
We now consider the possibility that the energy of the defect site may relax upon
capturing an electron, as described in Sec. 3.2.2. Consider the system consisting of
trap + electron in the ground state, at some energy E.,. < E,. In order for the electron
to tunnel back out to an empty conduction band state, the system must acquire an
amount of energy nw = E, - E.,. + LlEB from thermal vibrations of the lattice, where
El ~ E c and aEB is the barrier height in Fig. 3.3. The probability of the defect
gaining this amount of thermal energy is proportional to the number of phonons
N(w) of energy !iw, which is given by the Bose-Einstein distribution
1
N(w) = twilcT
e -1
(3.21)
I~;0z nw .J> kT, we can approximate Eq. 3.21 by a Boltzmann factor, exp[-(E, -
E.,. + 6.EB)/kT]. However, the energy hw that can be supplied by a single phonon
cannot be greater than the maximum energy in the phonon spectrum, approximately
0.153 meV in Si02 [130]. For energies greater than this, a multiple phonon prOC~JS is
required.
The multi-phonon problem can be approached from a statistical tIlermodynamic
point of view. The system consisting of electron + defect is in equilibrium with
(3.22)
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a reservoir (the lattice) at constant temperature and can therefore be treated in
the canonical ensemble. The probability of the systeln being in a state of energy
E, - E.,. + 6.EB above the ground state is given by the Boltzmann distribution,
1
kT exp[-(El - Ep + ti.EB)/kTj
where l/kT (eV-1 ) is a normalization factor. The transition rate from the defect to
the conduction band is therefore given by the product of two probabilities,
TXT (E E k-+) {I -(EI-E7'+~EB)/lcT} {21r 1111 (E k~ )1 2 }
YY,,1 .,., I, II = kT e Ii: J.V.lI,. I, II
The first factor is the probability of the defect + electron system gaining sufficient
energy to coincide with an allowed conduction band state in the silicon [Fig. 3.3].
The second factor is the probability of tunneling (elastically) at this energy. Once
the electron has tunneled from the trap into the silicon, it may find itself in an excited
state which relaxes back to the equilibrium state at energy E,.
Using the detailed balance condition [Eq. 3.6], the rate of the reverse process is
~ 21r -+ 2 -AEB/leTWip(E'1 EPI kll) = hkTIM,.. (E'1 kll)1 e
Note that the tunneling matrix elements in both direction are the same because of
the time reversal invariance of the Hamiltonian. This result means that, provided the
electron has sufficient thermal energy to surmount the barrier in Fig. 3.3, it can tunnel
elastically into an allowed vibrational state of the defect + electron system. Since the
lattice cannot respond as fast a~ the electronic transition (Franck-Condon Principle),
the defect immediately after the tunneling event is in a distorted nonequilibrium
configuration. This excited state relaxes back to the ground state by multiphonon
emISSIon.
Substituting Eq. 3.22 into Eq. 3.9, the time constant for an oxide trap with ground
state energy E". and activation energy llEB is
(~ ) = ,,2
k
1rT [1 + e(Er-F/)/kT] e-A.EB/kT E roo dEdMlp(EI I ~!)12PI(E1)!dE,)Tot/I,. .,., Z II, _ lEe
kll
(3.23)
Before attempting to evaluate this rather formidable integral, we make a sim-
plification in order to -.9ain some insight. ARsume that M,.,. varies slowly with E,
and is independent of kll , i.e., regarding all inversion layer electrons as though they
can tunnel with equal probability, independent of their direction of travel. Then
the one-dimensional density of states PI can be replaced by the 3-d density gc(E,) of
conduction band states
(3.24)
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Eq. 3.23 can then be rewritten as
1 = 21r e-l:i.EB/lcT [1 + e(Er-FI)/lcT] IMlrl2 (00 gc(E,)fl(EI)dE,
Tot/I.,.(E,:c) likT lEe
The integral is just the total electron concentration n.. Thus the time constant can
be written
(3.25)
where
nl = n.e(Er -F,)/1cT
There are two important features of this time constant: (1) It is thermally acti-
vated and (2) it depends on inversely on n•. The dependence on the total inversion
charge concentration makes intuitive sense if a given trap is accessible to all con-
duction band electons. The time constant has the same form as that presented, by
alternative derivations, in previous literature on lattice relaxa,tion [117, 116],
eJ3.Es/IeT
T=---
The only difference is that Eq. 3.25 also includes a tunneling step, as embodied in
Bardeen's matrix element M,r. It also contains the factor nl because we did not
assume that the trap was initially empty, and included emission as well as capture in
the formulation.
The probability of an electron tunneling actually depends on "I. Changing the
summation over kll to an integration using Eq. 3.14 and substituting for pz {rom
Eq. 3.11, Eq. 3.23 can be cast in the form
1 = ...!- {I + e(Er-F,)/lcT} e-l:i.EB/lcT (00 f,(E,)w(Ez, z )dE,
Tot/I,. ( E,., z) kT JEe
where W(EI,Z) respresents the integral over kll which was already carried out in
Eq. B.l. The result, for a spherical delta function potential well is, from Eq. B.73,
(3.26)
w(Ez,:c) Om; 1"1...... IM,t' 1
2 k dk
- 7r1i3 Jo -;;;:- II II
21;, kK2 -2Kz
~ e
mzzK2 + k2
Recognizing that K2 ~ k2 , and making a Boltzmann approximation for Iz in
order to carry out the energy integration,
(3.27)
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where the WKB integral Ac(Z) is carried out at the conduction band energy, E = 0,
where the tunneling step occurs,
_ [~ (2M.) 1/2 (tPc + q£z )3/2 - <p~/21
Ac{Z) - exp 3 1;,2 q£ j
and the prefactor is given by
(3.28)
(3.29)
where 11 = 3kT/m* (em/s) and Un = li,3/24m*7r2z(kT)2 (cm2). The time constant is
of the same form as expected from. Eq. 3.25.
The time constant [Eq. 3.29] can be cast into the Shockley-Read-Hall form [Eq. 2.1],
with the oxide trap capture cross section identified as
(3.30)
where t1EBc = ilEB is the barrier for electron capture from the conduction band. In
general, it is also possible for a hole to tunnel elastically from a valence band state
into an oxide trap, followed by a lattice relaxation. By analogy with Eq. 3.30, the
capture cross section for a hole is given by,
(3.31)
where E Bv is the barrier for hole capture from the valence band and the WKB integral
for holes is evaluated at the top of the silicon valence band
(3.32)
Using Eqs. 3a30 and 3.31 in the SRH time constant, Eq. 2.1, the time constant for
the lattice relaxation process, including tunneling transistions from both bands can
be written
(3.33)
where
To = [O"n{T)v{n. + nl) + O"p{T)v{p. + pt}e"w(z)/"e(z)r1 (3.34)
where the temperature dependence is now contained in the capture cross sections,
_ une-dEse/kT
U e-dEB,,/JcT
p
(3.35)
(3.36)
The precise values of Un and Up are not of interest and depend on the form of the
potential assumed for the oxide trap. A more rigorous derivation of Eqs. 3.33 and
3.34 is presented in Appendix C.
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In the case when AEBc = ilEBv = 0, the time c',;nstant given by Eqs. 3.33 and 3.34
resembles the Heiman and Warfield result [Eq. 2.6], where the capture cross sections
decrease exponentially with depth into the oxide. This provides a justification for
treating traps in the oxide using a Shockley-Read-Hall analysis in the case of lattice
relaxation multiphonon emission. The more rigorous derivation given here provides
an explicit formula for calculating the values of the capture cross sections Un and Up
from the tunneling matrix elements.
3.5 Tunneling between Oxide Traps and Interface
States
The second mechanism for the charging of oxide traps is a two-step process in which
interface traps serve as intermediate states. Electrons tunnel between oxide traps
and interface states, which in turn, exchange charge with the silicon conduction and
valence bands by a thermal process. This process provides another mechanism by
which oxide traps with energies within the silicon bandgap may be filled. Two-step
processes of this '~ype have been analyzed in the sIIlall-signal [46] and the steady
state regimes [101], but not for the large-signal non-steady-state case in which we are
interested.
Fig. 3.6 demonstrates the two-step process. During stress, the Fermi level rises
(b), filling the fast surface states, which supply electrons that can tunnel into oxide
traps. When the stress is removed (b), the fast surface states emit electrons to the
conduction band, providing empty states into which the electrons can tunnel from
oxide traps.
It is also possible, in the case of sufficiently high oxide trap concentrations, for
tunneling or thermally-activated hopping [133, 75, 74, 134] conduction to occur be-
tween oxide traps.- We neglect this possibility for now and justify our assumption in
Chap. 7 based on the oxide trap densities required to fit the measured data. These
values range from 1016-1018 em-3 eV-I, corresponding to an average distance between
oxide traps of IOO-50DA, too large for tunneling between oxide traps to be significant.
The energy of the oxide trap need not be the same as the energy of the interface
state, due to inelastic tunneling or lattice relaxation. In order to simplify the follow-
ing discussion, however, we shall assume only elastic tunneling transitions between
interface states and oxide traps at the same energy.
3.5.1 Tunneling Time Constant
The appropriate densities of states, in this case, are
PI(E)
p,.(E, ~)
- Dit(E)A (eV-l)
Dot(E,z) (cm-3 eV-l)
(3.37)
(3.38)
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Figure 3.6: Interface trap-assisted tunneling. (a) Before stress, (b) During stress;
oxide traps fill by tunneling from interface states, (c) After stress; oxide traps empty
by tunneling to empty interface states.
where A is the area of the interface and Dit (cm-2 eV-I) is the interface state density.
In this case, the occupancy functions are
Il - fit(E, t)
If' - !ot(E, z, t)
(3.39)
(3.40)
where fit and fot are the occupancy functions for interface states and oxide traps,
respectively, which in general depend on time"
Subsituting Eqs. 3.37-3.40 into Eq. 3.10) the time rate of change of the occupancy
function for oxide traps at energy E and depth ~ into the oxide is,
afot + fot = fit (3.41)
at Tot/it Tot/it
The time constant for tunneling between oxide traps and interface states is ob-
tained from Eq. 3.9 using Bardeen's effective matrix element [Eq. 3.16]. Since elec-
trons trapped in interface states do not possess momentum along the interface plane,
kll = 0, and the summation over kll vanishes. Thus,
1 2~ 2
-- = Wot/it = -Ii !Ml,.1 DitA (3.42)
Tot/if
The time constant Tot/it is evaluated from Eq. 3.42 in Appendix B. The result is
Tot/it(E, z) = To(E, z) exp A(X) (3.43)
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Figure 3.7: Two-step tunneling between oxide traps and interface states showing
possible electron transitions.
We defer the explicit evaluation of the WKB integral A(Z) = 2 J: K(Z/)dz l until
the following section, since two-band effects on the oxide dispersion relation may be
important in this case. The prefactor To(E, z) again depends on the model used for
the oxide trap potential. In the case of a one-dimensional delta function trap potential
1 41r1i3un Dit I'(O)K(O)2 K(Z)2
To(E, z) = M*2 1'(0) + K(O) (3.44)
where M· is the effective mass in the oxide and K, and K are defined in Eqs B.I04
and B.I05. For a three-dimensional spherical delta function potential well,
(3.45)
Equations 3.44 and 3.45 are equal, in the case of a rectangular barrier, if the
capture cross section hd.S the value
3.5.2 Two-step Process
Since the interface states are described by SRH kinetics, it is convenient at this
point to recast Eq. 3.41 into a kinetic rate equation of the same form. In this way,
(3.47)
(3.48)
= Tb - r a
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the equations can be formulated as a generalized set of SRH equations which take
into account tunlleling transitions from interface states to oxide traps. Referring to
Fig. 3.7, the time rate of change of the density of occupied oxide traps not (cm-3 eV-1 )
at energy E betweel\ :c and z + A~ due to transitions to and from interface states at
the same energy is 8;t = TJ(E,z) - re(E,z) (3.46)
where Te(E, z) is the rnte (cm-3eV-1s-1 ) at which electrons tunnel from oxide traps
into interface states, given by
Te(E, z) = Tz--+o(E, ~ )not(E, Z )pit(E)
where Pit = (1 - Jit)Dit is the density of unfilled interface states. The rate of the
reverse process is
rJ(E, ~) = To--+z(E, z )nit(E)pot(E, z)
where not(E, 2:) - fotDot and Pot(E, z) = (1 - fot)Dot are, respectively, the densities
of occupied and unoccupied oxide traps (em-3 eV-I) at E and z and the constants
of proportionality, To-+z and Tz -+o have units of cm2eVs- I • Thus,
8not8t - TO-+zPotnit - Tz-+OnotPit
- DotDit[To-+z/it(l - fat) - Tz--+ofot(l - fit)]
In equilibrium, we have detailed balance; 8::, = 0 and lit = fot. Equation 3.47 then
implies that To-+z = Tz -+o = T(E, z). Thus,
a/at ( ) (t = T E, Z Dit E)[fit(E) - fot(E)]
Equation 3.48 is identical to the previous result, Eq. 3.41, where we identify,
1
- = Wot/it(E,z) = T(E,~)Dit(E) (3.49)
Tot/it
Equation 3.48 can be rewritten in a form that resembles the Shockley-Read-Hall rate
equations,
8no taT = T(E, x )[Dot(E, x )nit(E, t) - not(E, x, t)Dit(E)] (3.50)
The thermal process is described by the usual SRH rate equations. The time rate
of cllange of the surface concentrations of electrons and holes are given by
an.
at
(3.51 )
(3.52)
(3.53)
(3.54)
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\Vhere Cn. = trnoV and Cp. = upov, with 11 the thermal velocity and Uno and Upo the
electron and hole capture cross sections, respectively. Applying detailed balance,
~ = 0 and ~ = 0 so that the emission coefficients can be written en. = Cn.nl and
ep6 = Cp.Pl, where
nl(E) = n.oe(E-Ep)/IcT = Nc exp[(E - Ee)/kT]
Pl(E) = p.oe(Ep-E)/IeT = Nvexp[(Ev - E)jkT]
where n.o and P.o are the equilibrium electron and hole concentrations and tIle second
equality holds only in the Boltzmann approximation (Ev + 3kT < EF < E c - 3kT),
when
n.o _ Nee(Ep-Ec)/IcT
P.o - N
v
e(E.. -Ep)/lcT
(3.55)
(3.56)
The charge trapped in interface states changes due to thermal transitions of elec-
trons and holes with the silicon conduction and valence bands and also by tunneling
to and from oxide traps.
8nit = 8nit I + 8n it I
at at thermal at tunnel
Using the notation defined in Fig. 3.6,
8nitI - r a - rb - re + rd
8t theY-mal
(3.57)
= en.n.Pit(E, t) - en.nit(E, t) - Cp.p.nit + ep.Pit(E, t)
= -nit(E, t)[en.(n. + nl) + e".(P. + Pl)] + Dit(E)[en.n • + ep.Pl)
(3.58)
Since we are assuming only elastic tunneling, the second term in Eq. 3.57 results
from tunneling transitions between interface states and oxide traps at the same energy.
The oxide traps, however, may be located spatially anywhere within the insulator.
Due to the microscopic graininess of the trap distribution, oxide traps will in general
not line up with interface states in a direction perpendicular to the interface and
tunneling transitions will take place along three spatial dimensions. For analytical
simplicity, we assume a macroscopically averaged oxide trap distribution in space
which is a continuous function of energy and one spatial dimension perpendicular to
the interface. We consider the one-dimensional problem of electrons tunneling into
the oxide along the direction z. The total rate of change of the interface trapped
charge density is obtained by integrating Eq. 3.50 over all space,
8nit I = - r- 8not d~
at tunnel J0 at
- foto• T(E, ~ )[not(E, z, t)Dit(E) - Dot(E, ~ )nit(E, t)]d~ (3.59)
3.5. TUNNELING BETWEEN OXIDE TRAPS AND INTERFACE STATES 47
where toz is the thickness of the insulator.
The rate equations 3.50, 3.51, 3.52, 3.57, 3.58 and 3.59 can be summarized as
- -nit(E, t)[en.(n. + nl) + Cp&(P. + Pl)] + Dit(E)[en.n• + ep.Pl]
(toe
+J
o
T(E,:c )[not(E,:c, t)Dit(E) - Dot(E,:c )nit(E, t)]d:c (3.62)
- -T(E, ~)not(E,~,t)Dit(E) + T(E, ~ )nit(E, t)Dot{E, z) (3.63)
an.
at
8p.
at
8nit(E, t)
at
(3.60)
(3.61 )
A complete description of the trapping dynamics under arbitrary bias conditions re-
quires the solution of this system of four coupled nonlinear differential equations.
While a numerical solution to the full system 3.60-3.63 is possible, it is not practical
for several reasons. In order to obtain the total response, whether a threshold voltage
shift as in Chapter 4 or a recovery voltage as in Chapter 5, the solution for not(E, z, t)
obtained from these equations must be integrated over all energies and depths. For
an arbitrary energetic and spatial distribution of oxide traps, this integration must
be performed numerically, at each time point. If, in addition, the integrand of this
two-dimensional integration must be obtained from a numerical solution to a system
of four differential equations, the resulting computational burden is formidable. The
situation is complicated by the fact that the equations are nonlinear. The numerical
approach also completely obscures any qualitative understanding of the trapping dy-
namics. We will therefore appeal to several simplifying assumptions in order to make
the equatioDs more tractable.
3.5.3 Assumptions
The first assumption is that the system is initially in equilibrium so that electrons,
holes, interface states and oxide traps share a common Fermi level EF • Since oxide
traps may have extremely large time constants, this assumption requires some further
justification. The traps of interest are those which change occupancy on time scales
comparable to time scales tm of the measurement. Since oxide traps fill or empty,
during a time t mJ to a maximum depth on the order of Zm ~ :Coln(tm/To ), from
Eq. 2.2, it is only traps with ~ < :em whose occupancies change significantly during
the measurement sequence. As long as sufficient time is allowed between pulses so
that oxide traps at depths z < Zm can equilibrate with electrons, holes and fast
surface states at the interface, then all these states can all be described by the same
quasi-Fermi level. This condition is easily mOlutored in practice as the time required
for the relaxation, whether a threshold voltage in a MOSFET or a recovery voltage
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in a capacitor, to cease changing with time. Traps at depths greater than Zm will
not, in general, reach equilibrium during the measurement and hence, it is not valid
to extend the Fermi level into the oxide for z > Zm. Since their occupancy changes
negligibly during the course of the measurement, these spatially deep traps contribute
to a constant Hatband voltage shift but not to time-dependent threshold voltage shifts.
Thus, if the time between pulses is tm , it is valid to assume that, immediately prior
to the next pulse, oxide traps at depths z < Zm are in equilibrium with the interface
with an occupancy determined by the equilibrium Fermi level at the interface at the
pre-stress bias conditions.
Immediately after application of a step in voltage across the structure, the equilib-
rium Fermi levels will split, with electrons, holes, interface states and oxide traps each
described by separate quasi-Fermi levels; Fn(t), Fp(t), Fit(t), Fot(~, t), respectively.
As described above, traps at depths ~ < Zm will will return to equilibrium in time for
the next pulse, at which time the quasi-Fermi levels will merge again. Traps cannot
respond instantan.eollsly however, and for some time following stress the system will
be in a non-steady-state condition in which the quasi-Fermi levels do not line up and
change with time. We are interested in solving for the non-steady-state occupancy
function of the interface states and oxide traps, defined by nit(E, t) = fit(E, t)Dit(E)
and not(E, z, t) = !ot(E, z, t)Dot{E, z), where
fot(E, z, t) -
1
1 + exp[(E - Fit(Z,t))/kT]
1
1 + exp[(E - Fot(z, t))/kT]
(3.64)
(3.65)
The second assumption we make is that, following a change in gate voltage, elec-
trons and holes at the interface equilibrate rapidly in comparison to the equilibration
time for interface states and oxide traps. The electron and hole concentrations imme-
diately following a change in gate voltage can then be calculated assaming equilibrium,
Fn = Fp = EF , with nit and not at their pre-stress values. As charge is removed from
the inversion layer by trapping in interface states and oxide traps, the electron alld
hole concentrations will readjust with time. If the electron and hole equilibratioIl
times are very much less than the equilibration time for traps, then a ql1asi-static
solution to Eqs. 3.60-3.63 can be obtained by by partioning time into increments
of duration Dat and solving interatively. At the beginning of each ~t increment, n.
and P. are calculated from Eqs. E.ll and E.12 with a Fermi level obtained using the
current values of nit and not. These values of the carrier concentrations can then be
used in Eqs. 3.62 and 3.63 to compute 8nit/8t and 8not/8t and hence to project nit
and not to the beginning of the next time interval.
A further simplification can be made in strong inversion, which is of greatest inter-
est for circuit applications, if the sum of the interface and oxide trap concentrations is
much less than the total inversion layer carrier concentration. Since charge trapping
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then only weakly perturbs the inversion charge concentration, the number of inver-
sion layer charge carriers changes negligibly with time and is well approximated by
its value immediately following stress. This assumption will be made in the following
development.
In order for the above approximation to be valid, we must first justify the quasi-
equilibrium assumption, in which n. and P. reach equilibrium much more rapidly
than nit and not. The capacitors used in our experiments have degenerately doped
plates so that carriers can be supplied rapidly, within the dielectric relaxation time, in
response to a change in gate voltage. Thus, the free carrier concentration equilibrates
rapidly relative to time scales of interest. In MOSFETs, the source drain regions can
rapidly supply minority carriers in inversion, and the substrate can supply majority
carriers in accumulation. The device is therefore never driven into deep d~pletion,
and quasi-equilibrium conditions will hold. The only time this approximation may
fail is when the device is driven into depletion or weak inversion, when carriers must
exit the channel by diffusion. Nevertheless, the trapping time constants which are
measured in our experiments (microsecond-millisecond range) are sufficiently long for
quasi-equilibrium to be a very good approximation.
With these assumptions, the system is reduced from the original four equations,
Eqs. 3.60-3.63, to two, Eqs. 3.62 and 3.63. In the following sections, we discuss several
methods for solving these equations.
3.5.4 Numerical Solution
With n. and P. assumed constant, Eqs. 3.62 and 3.63 are linear, so that a numerical
solution is efficient. The equations can be written in discrete form by subdividing the
oxide into N slices of width ~z,
- -nit [en.(n. + nt) + ep.(P. + pt} + t. T(:Z:i)Dot(Xi)~:Z:]
N
+Dit L: T(Zi)not(zi)Llz + Dit [en. n• + ep.Pl] (3.66)
i=l
(3.67)
for i = 1, ... ,N. Equations 3.66 and 3.67 can be written more concisely as
iJ = Cy + d
with
y [nit, not(Zl)~X, . .. ,not(:t;N)Llz]T
d [Dit ( Cn.n. + Cp.Pl), 0, 0, ... ,O]T
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c --
-at
T(Zl)Dot(Zt)~:C
T(Zt)Dit
-T(Zl)Dit
o
N
at = en.(n. + nt) + e".(P. + PI) + ~T(Zi)Dot(Zi)L\z
i=l
This is a stiff set of equations with widely spaced eigenvalues which is most easily
solved by the forward Euler method,
Yn+l - Yn + LltYn+l
- Yn. + At(CYn+l + d)
Yn+l - (1 - CLlt)-l(Yn + d~t)
(3.68)
(3.69)
Equation 3.69 can be solved numerically for the vector of oxide and interface trap
occupancies at time (n + l)Llt given their values at time nLlt.
The system 3.66 and 3.67 has N eigenvalues and hence N time constants, which
approach a continuous distribution as N --. 00. Thus an exact solution involves a
continuum of time constants and is not useful. In order to gain some insight into the
effect of the interface state dynamics on the charging and discharging of oxide traps
we consider several approximations.
3.5.5 Approximate Solutions
Approximation 1: Decoupled System
Under most normal bias conditions the thermal (SRH) time constant is very much
smaller than the tunneling time constant. Under the assumption that the two time
constants are widely separated, Eqs. 3.62 and 3.63 can be decoupled. This amounts
to neglecting tunneling in the nit calculation and assuming that the interface states
change occupanC~T instantaneously in the calculation of not. For example, after the
application of a positive stress voltage to an n-channel MOSFET, the Fermi level rises
and fast surface states at the interface fill "instantaneously" with electrons before the
oxide traps have time to respond. These filled interface states then provide a constant
supply of electrons which can tunnel into oxide traps. When the stress is removed,
electrons are just as rapidly swept out of the interface states to the silicon bands,
Froviding a constant supply of empty states into which charge can tunnel from the
filled oxide traps.
Neglecting tunneling in Eq. 3.62, the non-steady-state occupancy function for the
interface states is
f,t(E, t) = f(E) + [fo(E) - f(E)]e-e/~it (3.70)
(3.71)
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where the time constant is
1
T:°t -
, - en.(n. + nl) + e".(P. +PI)
and '0 and f are the steady-state occupancy functions before and after stress, respec-
ti,"ely, given by
feE) _ O"non. + O"poPl (3.72)
uno{n. + nl) + erpo{p. + Pl)
/. (E) O"non.o + O"poP10 (3.73)
o - CTno(n.O + n,O) + D'po{P.o + Pto)
The steady-state occupancy functions fo(E) and f(E), which describe the fractional
occupation of interface and oxide traps before stress (t = 0-) and after stress (t -+ 00),
respectively, are in general, not the same as the equilibrium Fermi functions. From
Eq. 3.72, (1-1)1f = exp[(E-F)/kT], so that from Eq. 3.64 the steady-state interface
state quasi-Fermi level is
In equilibrium, substituting Eqs. 3.53-3.56 into Eq. 3.74, we find Fit = EF • Thus, un-
der the assumption that the carrier concentrations can be calculated assuming equilib-
rium conditions, the steady-state occupancy functions are identical to the equilibrium
Fermi functions
/(E) 1
- 1 +exp[(E - EF )/kT]
1
1 + exp[(E - EFO)/kT
(3.75)
(3.76)
with EFO and EF the Fermi levels before and during stress.
Since Tit ~ Tot/it, nit is approximately constant at its final value nit(t --+ 00) =
f Dit during the filling of the oxide traps. Sufficient time is allowed between pulses
so that the initial value of not is determined by the steady-state value of nit prior
to stress, nit(E,O) = JoDit , so tllat, from Eq. 3.63 the initial condition for the oxide
traps is not(E, z, 0) = foDot{E, z)v This implies that oxide traps are allowed to reach
equilibrium with the interface states between pulses, an assumption which has already
been justified.
During and after application of a pulse, the traps are in a nonequilibrium, non-
steady-state condition, and the quasi-Fermi level Fot{z, t) differs from its equilibrium
value and varies with tinle. Solving Eq. 3.63 with this initial condition, the non-steady
state oxide trap occupancy function is
!ot(E, z, t) = f(E) + [fo(E) - !CE)]e-t/rot/it (3.77)
(3.78)
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where
1 1
Tot/it(E,:I;) = ( ) = ( ) (E)Wot/it E'1 ~ T E, Z Dit
Note that, in contrast to the time constant for the direct mechanism in Sec. 3.4.1,
which was inversely proportional to the density of conduction band states, the tun-
neling time constant for the two-step process is inversely proportional to the interface
state density Dit(E).
The assumption of widely separated time constants is normally valid at room
temperature and in strong inversion. As shown in Section 2.1.3, however, there may
be some overlap in the time constants at low temperatures or when the Fermi level
is near midgap when Tit is large. Clearly~ this approximation will fail to model any
temperature dependence of not in the two-step process, because the tunneling is in-
dependent of temperature and the dynamics of the thermal SRH process have been
eliminated.
Approximation 2: Partially Coupled System
An improved approximation can be obtained by taking account of the dynamics of the
interface states, to first order, in the calculation of not. We continue to neglect tun-
neling in the calculation of nit, under the assumption that, of the two processes which
act in parallel to change the occupancy of the interface states, tunneling is normally
much slower than the thermal process. However, in the calculation of not(E, z, t) we
use the non-steady-state expression for lit(E, t), Eq. 3.70, rather than its steady-state
final value Eq. 3.72. Thus, substituting Eq. 3.70 into the equation for the oxide traps,
alot + lot
at Tot/it
_ _1 [I + (10 -- J)e- t / Tit ]
Tot/it
(3.79)
Assuming fot(O) = fo, Eq. 3.79 can be solved to give the occupancy function for the
oxide traps
fot(E,:I:, t) = f(E) + [fo(E) - feE)] [( Tot/it ) e-t/Tot/it _ ( Tit ) e- t / Tit ]
Tot/it - Tit Tot/it - Tit
(3.80)
The response of the oxide traps is a weighted sum of the "uncoupled" responses,
characterized by the two time constants Tit and Tot/it. If Tot/it ~ Tit, Eq. 3.80 reduces
to the previous result, Eq. 3.77. If Tit ~ Tot/it, the the interface states are rate limiting
alld the response is controlled by Tit,
fot = f + (fo - !)e-t/-rit
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This may be important at low temperatures or in depletion when Tit becomes large (see
discussion in Sec. 2.1.3). Note that Eq. 3.80 is also well behaved when Tit = Tot/it.
With the exception of the case in which the two time constants are very close in
value, Eq. 3.80 looks like a first order response governed by the larger of the two time
constants Tit and Tot/it. In either case, after a sufficiently long time the oxide traps fill
to a level not(t -+ (0) = fDot . Note that Eq. 3.80 is temperature dependent through
the dependence of Tit on the carrier concentrations in Eq. 3.71.
Approximation 3: Delta Function Spatial Distribution of Traps
The two-step tunneling problem can be solved exactly in the case of a distribution of
traps concentrated at one point in space with density not (em-2 eV-I). In contrast
to the exact problem which has an infinite number of time constants, this system
has only two and is easily solved in closed form. As shown in Appendix C, the
non-steady-state occupancy functions for interface states and oxide traps are
fit(E, t) feE) + [faCE) - fCE)] [( Tl ) e-t / T1 _ ( T2 ) e-t / T2 ]
Tl - T2 Tl - T2
fot(E,:I:, t) _ feE) + [fo(E) _ f(E)] [(Tl - Tot/it" e-t/T1 _ (T2 - Tot/it) e-t/T2 ]
Tl - T2 ) Tl - T2
(3.81)
where Tl and T2 are given by
{ [ ]1/2}1· 4TitTot/itTl,2 = -2 (Tit + Tot/it + TitTot/itTnot) 1 ± 1 - (+ + T )2Tit Tot/it TitTot/it not
with I(E) and foe E) given by Eqs. 3.72 and 3.73.
(3.82)
Approximation 4: First Order Solution
The final approximation we consider is the simplest of all and is based on the observa-
tion that the tunneling and thermal transitions in the two-step process occur in series.
It seems reasonable to write the total time constant for the two-step mechanism as
T = Tot/it + Tit
and to model the process by a first-order rate equation,
fot(E,:v, t) = feE) + [fo(E) - f(E)]e- t/ T
(3.83)
(3.84)
This equation is not rigorously correct since the actual process is characterized by a
second order differential equation with two time constants. While Eqs. 3.83 and 3.84
have the correct aysmptotic behavior when Tot/it and Tit are widely separated, they
may deviate from the exact solution when the time constants are comparable in
magnitude.
In the next section we investigate the relative accuracy of these approximations.
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Comparison of Exact and Approximate Solutions
This section presents simulation results which compare the approximate solutions
derived above with the exact solution obtained numerically from Eq. 3.69. The ex-
amples which follow are for the case of an NMOS transistor with a 250A gate oxide
and an initial gate voltage of 5V. The gate voltage is then stepped to IV (~ = -4V)
and the fractional occupancy of traps at various energies and depths is observed as a
function of time. This bias condition was chosen because it drives the electron and
hole concentrations at the interface to near-intrinsic levels which maximize the value
of the thermal time constant Tit [Eq. 3.71].
Approximation 1 [Eq. 3.77] completely neglects the thermal process, assuming
that tunneling is always the rate-limiting step. This assumption breaks down as
the thermal time constant increases relative to the tunneling time constant, i.e. for
decreasing temperature, for energies approaching midgap and for oxide traps v'ery
close to the interface. These effects are illustrated in the examples which follow.
Fig. 3.8 shows emission transients for an oxide trap at a depth of lOA. For an oxide
trap O.4eV below the bottom of the conduction band, the approximate solutions all
show excellent agreement with the exact calculation at 25°C [Fig. 3.8{a)] when Tot/it ~
Tit. At -55°C [Fig. 3.8(b)], Tit> Tot/it and approximation 1 greatly underestimates
the actual emission time~ which is limited by Tit. Approximation 4 makes a good
first-order estimate of the effective time constant for the discharge, but the dynamics
start to deviate from the exact solution when the time constants are comparable.
Approximations 2 and 3 show good agreement with the exact solution even at the
lower temperature. Figure 3.8(c) shows the same conditions as in Fig. 3.8(b) except
that the interface state energy is O.leV below the conduction band. At this energy
the SRH time constant is sufficiently short that all the approximations, even the
decoupled solution, are satisfactory, even at -55°C.
Figure 3.9 shows emission transients at -55°C for an oxide trap at energy O.4eV
below the conduction band and various distances from the interface. At a depth of 15A
as shown in Fig. 3.9(a), Tot/it ~ Tit and all of the approximated solutions show good
agreement with the exact calculation. At a depth of IDA, however, Tot/it < Tit and
the thermal process becomes rate-limiting. Approximation 1 again underestimates
the emission time. In approximation 4, the traps discharge on the correct time scale
but there are deviations in the functional form of the decay. As the oxide trap
moves closer to the interface as in Fig. 3.9(c), the decoupled approximation greatly
underestimates the actual emission time while the exact emission transient, which is
thermally limited, does not change.
Approximation 2 [Eqs. 3.80] shows excellent agreement with the exact solution
over all energies, temperatures and depths for the trap densities used in the above
examples. This approximation begins to deviate from the exact solution, however,
as the oxide trap density Dot increases relative to the interface state density Dit •
Figures 3.10(a)-(c) show emission transients for an oxide trap at z = 5A, E t =
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Figure 3.8: Simulations showing oxide trap fractional occupancy as a function of
time for VG(initial) = 5V, VG(final) = IV, D it = 1.0 x lOlOcm-2 eV-1 , Dot =
1.0 x l017cm-3 eV-l, x = IDA and (a) Et = -O.4eV, T = 25°0 (b) Et == -O.4eV,
T = -55°C (c) Et = -O.leV, T = -55°0.
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F:gure 3.9: Simulations showing oxide trap fractional occupancy as a function of
time for VG(initial) = 5V, VG(final) = 1V, Dit = 1.0 X 1010cm-2 eV-1 , Dot =
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-O.4eV, T = -55°C with Dit = 1.0 X 1010 cm-2 eV-1 and Dot = 1.0 X 1017, 1.0 X 1018
and 1.0 X 1019 cm-3 eV-1 , respectively. Approximation 2 fails at higher oxide trap
densities because it neglects the distributed nature of the problem. It is based on an
analysis of traps at a single depth in the oxide and assumes that the interface state
occupancy is determined only by the th.ermal process and traps in this one slice of
the oxide. In the exact distributed problem, the occupancy of an interface state is
also affected by transitions between it and a continuum of traps at various depths in
the oxide. Since the availability of empty interface states drives the emission from
oxide traps, with increasing Dot relative to Dit the actual emission rate is longer than
predicted by Eq. 3.80 because of the "crowding" effect of many oxide traps trying to
empty through a limited number of interface states.
Approximation 3 (Eq. 3.81] continues to show good agreement with the exact
calculation in all cases.
3.6 Two-Band Model
In order to evaluate the values of the imaginary wavevectors K and K, in Eqs. 3.18,
3.43, 3.44 and 3.45 the dispersion relations in the oxide and semiconductor bandgaps
are required. In the derivation of the time constant for direct tunneling [Eq. 3.18],
we assumed parabolic energy bands so that the attenuation constant in the insulator
was given by
(3.85)
where Uc{:c) is the energy of the insulator conduction band minimum and M; is
the effective mass of an electron in the conduction band of the insulator, assumed
isotropic. This expression results from a Taylor series expansion of the energy to
second order in K c around the insulator conduction band minimum and is therefore
strictly valid only for small values of Kc • Since tunneling occurs well within the
insulator bandgap, we might inquire as to the validity of the relation 3.85, with a
constant value of the effective mass, at energies so far from the band extrema. The
same considerations apply to K, in the two-step process, since tunneling from interface
states may occur well within the semiconductor bandgap.
Equation 3.85 predicts that, as the energy of the tunneling electron decreases, K
and hence the tunneling time constant Eq. 3.43, increase. We expect, however, that
for sufficiently low energies, e.g. in the silicon valence band, that the tunneling time
constant should begin to decrease again, since holes can tunnel. That is, we expect
tunneling to be controlled less by the barrier height between the electron energy and
the oxide conduction band, and more by the barrier height to the oxide valence band.
Thus, an accurate description requires a two-band model for the attenuation constant
K.
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In our earlier treatment of direct band-to-trap tunneling, this issue does not
present a serious problem.. Since tunneling from the silicon bands occurs within a
narrow energy range around the band extrema, K does not vary too much and we
expect a relation of the form Eq. 3.85 to be a good approximation for some con-
stant value of the effective mass. Since tunneling irom the silicon conduction band
occurs closer to the conduction band of the oxide than to the valence band, Eq. 3.85
should be valid. Similarly, tunneling from the silicon valence band is assumed to be
controlled en~irely by the oxide valence band
K~(:z:) = 2~: [E - U,,(:z:)] (3.86)
where M: is the effective mass of a hole in the insulator and Uv('C) is the energy of
the insulator valence band maximum. The correct values of the effective masses to
use in Eqs. 3.85 and 3.86 however, may differ from their values near the oxide band
edges, especially for tunneling from the silicon valence band, which occurs close to
the middle of the oxide bandgap, as shown in Fig. 3.11, where the effects of both
bands will be important. A completel~t rigorous treatment should use a two band
model for both attenuation constants. However, based on the above considerations,
the approximate one-band models are sufficiently accurate for our purposes.
For tunneling at energies within the silicon bandgap, which fall between these
two extremes, we must include the effects of both oxide barriers in order to include
the possibility of both electron and hole tunneling. Also, the attenuation constant in
the semiconductor bandgap It, which affects the normalization of the wavefunctions,
will be strongly influenced by both semiconductor bands. Thus, a two band model is
required for the attenllation constants in both the oxide and semiconductor bandgaps
for an accurate description of tunneling from the fast surface states.
The effects of nonparabo]jl energy bands on tunneling characteristics have been
considered by several auth: _5 [135, 136, 137, 138, 139, 140]. Experimentally, two-
band effects have been shown to influence the tunneling current in AIN [140] and in
GaAs Schottky barriers [138]. In fact, these tunneling experiments have been used to
determine the energy-momentum relationship in the forbidden region.
3.6.1 Attenuation Constant in the Oxide
While several studies of the dispersion relation in Si02 have been conducted [141,
142, 143, 144], detailed information is generally not available. Several approximate
analytical and empirical E(k) relationships have been proposed [145, 136] and these
show reasonable agreement with experiments [138, 140]. A simple approximation uses
the parallel combination of the squares of the attenuation constants of the two bands
of interest [146],
1 1
- K2 + K2
c tv
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Figure 3.11: Simple two band model for the insulator. k2 < 0 in the energy gap
corresponding to decaying exponentials.
1;,2 Ii,2
- 2M:(Ue - E) + 2M:(E - Uv ) (3.87)
This approximation is shown in Fig. 3.11 and reduces to Eq. 3.85 and Eq. 3.86 in the
conduction and valence bands respectively. Solving for K yields
2M· 1/2 U. E 1/2 [ ~ E ( M.)] -1/2K = (--r) [Ue - E]1/2 [1 - e -] 1 - c - 1 - ---;-1;, EGb EGb M v (3.88)
This expression reduces to the form originally proposed by Franz [145] when the
effective masses are equal,
(3.89)
where EGb = Uc - Uv is the energy gap of Si02 , approximately 9.3 eV [147]. In
Si02 , due to the absence of more detailed information, isotropic effective masses for
electrons and holes are usually assumed. Good agreement between theoretical and
experimental Fowler-Nordheim tunneling results have been found using an isotropic
mass ranging from M; = O.42mo [143, 142, 141] to O.5ma) [98]. The effective mass
!vI; for holes in Si02 ranges from 5 to lOrna [148]. Using the dispersion relation of
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Eq. 3.89 and Uc = 4Jc + q£z, the WKB integral in Eq. 3.43 can be evaluated to give
[98]
where
;\(E) - 2LZ K(E,z)dz
(2M;)1/2 E 3/2[. 4 · 4 4]
- 8q1i.E Gb sm 4ao - a o - SIn at + a1
(3.90)
(3.91)
_ (tPc - E) 1/2
0 0 _ COS 1 EGb
-1 (<Pc - E + q£z) 1/2
at = cos E
Gb
where tPc = Uc(O) ~ 3.leV [149] is the barrier height between the silicon and Si02
conduction bands. This result is rather complicated and assumes equal effective
masses are in the oxide conduction and valence bands. Simpler results can be obtained
by one of several approximations:
Approximation 1
Assuming Uc - E « EGb, the integral Eq. 3.90 can be evaluated using Eq. 3.88.
Keeping only the first order terms of the Taylor expansions of the square root terms
[98],
where
3 M * 3/2e(u) = 11,3/2 c~
10M: EGb
Approximation 2
Instead of the dispersion relation Eq. 3.88 we can use a simpler approximation, pro-
posed by Esaki [150], in which K at any E (measured with respect to the silicon
conduction band) is determined by the smaller of the two barrier heights between the
energy of the tunneling electron and the conduction and valence bands of the oxide:
M*
For 4Jc - M* M* E Gb < E < tP-:I
c+ t1
K(E)
'\(z)
_ [2~: (cPt: _ E)f/2
! (2M:) 1/2 (tPc - E+ q£z )3/2 - (<Pc - E)3/2
3 h2 qE (3.93)
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M·
For tPc - EGb < E < <Pc - Mi M:* EGb'
c + "
[
2M. ] 1/2
K(E) - 1i2V (E - tPc + EGb)
..\(z) _ ~ (2M:)1/2 [(E + EGb - c/Jc)3/2 - (E + EGb - cPc - qeZ)3/2]
3 A2 q£
(3.94)
For the effective masses given abo~"e, M: = (10 - 20)M;, tunneling is essentially
controlled by the conduction band over the entire bandgap of the oxide. Thus, we
can treat the problem, to very good approximation, from the point of view of electrons
tunneling through a barrier governed solely by the oxide conduction band. The effect
of the oxide valence band requires only a very minor modification of this picture,
which is beyond the accuracy requirements of the current problem.
3.6.2 Attenuation Constant in the Semiconductor
In the semiconductor we assume a Franz dispersion relation of the same form as
Eq. 3.87. Taking the zero of energy at the bottom of the semiconductor conduction
band, E.. = 0,
~ = V2 [ m:m:E(E + EG ) ] 1/2 (3.95)
I;, m:E - m:(E + EG )
where EG = 1.12eV is the bandgap of silicon. The isotropic effective masses used in
Eq. 3.95 are the density of states effective masses in silicon [151],
m: = 62/3(m;m;)1/3
m: = [min3/2 + mih3/2]2/3
where mi and m~ are the longit!ldinal and transverse effective masses in the con-
duction band and m'M and m;h are the effective masses of heavy and light holes,
respectively, in the valence band.
The expression 3.95 for ,., can be used directly in the equations :for the time
constants 3.44 and 3.45. Note that n(E) = 0 at the conduction band edge E = 0 and
at the valence band edge E = -EG, a drastically different result from what would
have been obtained using a one-band model.
3.7 Summary
In summary, the non-steady-state occupancy function for oxide traps satisfies the
equation,
8/ot(E,z,t) !ot(E,:c,t) !ot(E,z,oo)
----- + = ------,.;..(9t ~otli Tot/i (3.96)
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(3.97)
A generalized notation, R;" has been introduced to describe the time dependent part of
the response for transitions between oxide traps and states of type i. This shorthand
notation can represent either a first or second-order charging transient and will be
used widely in the next chapter. The corresponding tunneling time constant is Tot/i.
If the initial (t = 0-) and final (t --+ (0) states are ill equilibrium, then
fot(E, 2:, 0-) - fo(E)
fot(E, 2:, (0) - f(E)
where fo and f are the equilibrium fermi functions before and during stress, respec-
tively.
The rate equations for oxide traps were solved for band-to.~trap and trap-to-trap
transitions. The results are summarized below.
Band-to-Trap Transitions (i E {cb, vb}):
Tunneling from conduction band states to oxide traps is a simple first-order process:
where, for direct tunneling transitions between a conduction band electron and an
oxide trap at the same energy,
(3.98)
A(~) = 2 J K(z )dz is the electric field and energy dependent WKB factor, given by
Eq. 3.18. The value of To depends on the model used for the oxide trap potential and
was shown to vary negligibly with electric field at the bias conditions of interest. The
time for tunneling from the valence band Tot/vb is analogous.
In the case where the oxide trap is lower in energy than the conduction band
state, with the excess energy dissipated by the multiple emission of phonons through
a lattice relaxation process,
where the WKB integrals Ac(:Z:) and Av(:Z:) are evaluated at the bottom of the silicon
conduction band and the top of the valence band, respectively (Eqs. 3.28, 3.32J, where
the tunneling is assumed to occur. The values of Un and Up depend on the model
used for the oxide trap potential.
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Trap-to-Trap Transitions (i = it):
Interface state assisted tunneling is a second-order process characterized by two time
constants:
Tit - [O"nov(n. + nl) + upov(P. +Pl)]-l
Tot/it - Toe~(z)
(3.100)
(3.101)
Values of To for this mechanism were evaluated for several model oxide trap potentials.
The WKB integral can be calculated from one of the two-band approximations pre-
sented in Sec. 3.6~1. However, it was shown that, due to the large effective mass and
potential barrier confronted by holes, the problem can be treated to very good ap-
proximation by considering only electrons tunneling into the oxide conduction band.
While a rigorous description demands that both bands be taken into account, we have
not found this to be necessary in simulations on NMOS transistors, as described in
Sec. 7.2.4, where the attenuation constant in the oxide is calculated using only the
conduction bMld.
The dynamics of the two-step process were solved numerically for the case of a
continuous spatial distribution of oxide traps (Eqs. 3.67-3.69]. This exact solution
was compared with several approximate solutions. Since it is a second-order process,
the general solution has the form
where Tl and T2 are functions of Tot/it and Tit [Eqs. 3.80, 3.82]. Under the assumption of
widely separated time constants, which is usually the case, a first-order approximation
can be made:
where (Eqs. 3.78, 3.83]
Tot = Tot/it + Tit (3.102)
In strong inversion, when Tot/it ~ Tit, the tunneling step becomes rate-limiting and
Tot ~ Tot/it. However, for trap levels near midgap, in weak inversion or depletion,
the thermal step may become rate limiting with the result that Tot ~ Tit. This has
an important effect on the temperature dependence of the threshold voltage shifts as
discussed in the next chapter.
3.8 Discussion
The complete process of the charging and discharging of an oxide trap may involve
any combination of the initial states, final states and tunneling mechanisms described
above and indicated in Fig. 3.1(b). The rate at which a given oxide trap charges or
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discharges is the superposition of all possible combinations of these channels operat-
ing ft~erially and in parallel. The total number of possible paths is clearly too large
to attempt to model in an exact manner. However, for channels which operate in
parallel, a good approximation can be made by neglecting all but the most probable
mechanisms. Since traps above the silicon conduction band edge are accessible to
electron states at the same energy, elastic tunneling between these two sets of states
is considered to be the dominant mechanism.
For trap energies below the conduction band, there are two competing mechanisms
- the two-step interface state assisted process and the elastic tunneling/LRME pro-
cess. These processes are superficially similar, and appear to be essentially identical
in an energy band diagram [processes (5) and (6) in Fig. 3.1(b)]. Each involves an
elastic tunneling step and a thermal (phonon-assisted) transition; the latter occuring
at the interface in the two-step process and at the trap site in the case of LRME.
Closer examination, however, reveals several important differences:
1. The two-step process involves an interaction between three physical enti~ies -
an inversion layer electron, a defect at the interface and a defect in tIle insulator.
The LRME process involves just two - the inversion layer electron and the oxide
trap. This is why the latter process can be described by a first-order differential
equation while the former requires a second-order differential equation. This is
clear in the energy band diagram of Fig. 3.1(b), where the ground and excited
state of process (5) occupy the same location in space. There is just one defect,
which can contain one electron, the difference in energy being caused by a
different positioning of the surrounding lattice ions before and after capture.
2. The tunneling steps for the two processes occur at different energies and hence
through different potential barriers. Since LRME can occur from energies above
the conduction band while the two-step process occurs from states within the
silicon bandgap, the ~"avefunctions of the latter are more strongly damped,
decreasing the tunneling probability.
3. In LRME, the tunneling occurs from a delocalizcd conduction band state, while
the two-step process occurs via a localized interface state. Since the inversion
layer bathes the interface with electrons, while interface states occur randomly
in the plane, electrons tunneling by the LRME mechanism have a higher prob-
ability of coming within tunneling distance of an oxide trap.
4. The thermal transitions for LRME and the two-step process occur in the insu-
lator and in the silicon, respectively, where the phonon spectra differ.
Mathematically, these two processes are described by different time constants.
The effective time constant for the two-step process [Eq. 3.102] looks like the sum
of a tunneling term and a thermal term, while the LRME time constant [Eq. 3.99]
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is proportional to the product of these terms. In order to determine how the two
processes might b)'''' distinguished in an experiment, consider the time constants for
an electron trap (n1 ~ P1) in two lilniting cases:
1. n. ~ n1, Tot/it ~ Tit (e.g. strong inversion)
Two-Step:
LRME:
Tot/it _ Toe
z / zo
_ _1_ el1Ea/k7'ez/zo '" 1 el1Ea/kT eZ / zo
(jnvn• Ooz(VGS - VT)
2. n. ¢: nl, Tot/it < Tit (e.g. ,veak inversion/depletion, traps near midgap)
Two-Step:
LRME:
Tot/it -
Tot/cb =
While the two mechanisms are fundamentally different from a theoretical point of
view, it will be shown in Chapters 4 and 7 that from an experimental point of view,
they are very difficult to distinguish. Both time constants are dominated by the
exponential spatial dependence in strong inversion and become thermally activated
for deep traps in weak inversion and depletion. The major difference between the
two occurs in inversion, when the prefactor of the exponential in the LRME time
constant exhibits a direct proportionality to gate voltage and a thermal activation
factor. These differences will be investigated further in Chapters 4 and 7.
Chapter 4
Threshold Voltage Relaxation in
MOSFETs
4.1 Introduction
In this chapter, the theory developed in Chapter 3 is applied to the threshold voltage
shifts which occur in MOSFETs when channel charge carriers tunnel to and from
oxide traps under large-signal stress conditions.
In Chapter 1 it was shown that the application of a voltage pulse to the gate
of a MOSFET causes a shift in the drain current, which decays slowly back to its
original value when the pulse is removed. When referred to the input, this change can
be expressed in terms of the equivalent gate-source voltage shift required to produce
the same change in drain current. Section 4.2 considers the threshold voltage and
mobility contributions to the equivalent gate-source voltage shift and shows that,
because mobility fluctuations are correlated with the trapped charge, both can be
described in terms of an effective threshold voltage shift.. This reduces the problem to
a threshold voltage calculation, to which the theory developed in Chapter 3 is directly
applicable.
A general solution for the trapping-induced threshold voltage shift is derived in
Sec. 4.3, which is exact within the approximations of the model developed in the
previous chapter. When an electric field is applied to the gate of a MOSFET, the
bending of the energy bands in the oxide causes trap energies to shift with respect
to the interface. This effect, which was neglected jn Chapter 3, requires two mod-
ifications of the theory. First, the value of tLe Fermi function at the interface, as
seen by a given oxide trap, will .!epend on bias, as discussed in Sec. 4.3.1. Secondly,
as a consequence of the change In trap energy levels during stress, the charging and
discharging of a given trap may occur by different mechanisms. Section 4.3.2 intro-
duces a formalism for the description of the various combinations of trap charging
and discharging mechanisms and pres~..lts theoretical results for the contributions of
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each of these components to the total threshold voltage shift.
Approximate solutions for the voltage and time dependence of the threshold volt-
age shift are developed in Sec. 4.4 for the case of strong inversion operation, which
is the bias condition most commonly encountered in analog circuits. Temperature
dependence is discussed in Sec. 4.5 and channel length and width dependence in
Sec. 4.6. Section 4. 7 discusses the manifestation of threshold voltage relaxation in
the form of hysteresis effects in circuits, and considers several explanations for this
behavior. Sec. 4.8 discusses some of the dYllamic aspects of the threshold voltage re-
laxation e~ect which may occur under periodic stress waveforms in circuits. Finally,
Sec. 4.9 summarizes the results of this chapter.
4.2 Formulation of the Problem
In the linear region, the drain (:urrent is given by
(4.1)
where QN is the total inversion layer charge (coul/cm2 ),
(4.2)
Thus, a change in current may be produced by a change in mobility, a change in
threshold voltage, or both. It is not possible, by our measurement:;, to experimentally
distinguish these contributions.
The calculation of the equivalent gate-source voltage shift produced by a gate
voltage pulse is a large-signal problem from the point of view of the band bending
and carrier concentrations which occur between stress anal relaxation. However, since
the amount of charge which is trapped during stress is very small (;oov 1010 couljcm2 ),
changes in threshold voltage and mobility which occur during stress can be treated
as small-signal perturbations from their pre-stress (nominal) values.
Assuming that VGS is variable for reasons which will become clear below, the
variation of the drain current AIDs(E, x, t) with time, due to charge trapped at
energy E and depth z is, by partial differentiation of Eq. 4.1,
tlIDS(E,x,t) = IDS tlp.(E,x,t) + gmtlVGs(E,x,t) - gmtlVT(E!x,t) (4.3)
JLN
where Urn = JLN(WjL )C0 2: VDS is the transcond.llctance. Note that each of incremental
quantities in Eq. 4.3 depends on E and z through the trapped charge at that energy
and depth.
The measurement circuit described in Chapter 6 directly measures the equivalent
gate-source voltage shift required to keep Ins constant. Solving for the change in
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gate voltage required to make LlIDs(E, z, t) = 0,
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(4.4)) ( ) ( ) ~JL(E, 2:, t)LlVGs(E,z,t = LlVT E,~,t - VGS - VT ----
IlN
where VGS, VT and JLN represent the nominal gate voltage, threshold voltage and
mobility, respectively. Thus, the quantity that we measure consists of a threshold
voltage shift plus a term proportional to the char :e in mobility.
4.2.1 Threshold Voltage Shift
Consider a charge LlQot{E, z, t) (coul/cm2 ) in traps at energy E and localized at a
depth z from the interface,
~Qot(E,:c,t) = -qLlnot(E, z, t)~EJ2.z
The contribution to the threshold voltage shift LlVT~E, z, t) due to this trapped charge
is the change in gate voltage required to produce the same surface potential and hence
the same sl!rface carrier concentrations, with t::./L = o. This requires that all of the
trapped charge be imaged by an equal and opposite charge on the gate, which sets
up an electric field in the oxide given by
{
.=AQa I tC'( ') Z < ~ < oz~ 2: = e-o.
o 0 < z' < z (4.5)
Since the electric field due to this impulse of trapped charge is constant for 2: < :r;' <
t oz , the threshold voltage shift is just
_ -6.Qot (toz - z)
€oz
C
q (1 - ~) anot(E, x, t).6.ELlz
oz toz
(4.6)
(4.7)
The total threshold voltage shift is obtained by integrating over all energy and space,
(4.8)
An alternative derivation of this result is given in Appendix E.
4.2.2 Correlated Mobility Fluctuations
Mobility :fluctuations affect the equivalent gate-source voltage shift through the sec-
ond term in Eq. 4.4. A trapped charge in the oxide causes a change in the mobility of
inversion layer charge carriers due to increased coulombic scattering. This effect has
(4.9)
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been demonstrated in Ilf noise measurements, where the change in channel conduc-
tance due to the removal of a channel charge carrier may be more or less than that
expected, based on number fluctuations alone [152, 153].
The instantaneous mobility JLn can be written, by Matthiessen's rule [127],
1 1 1
---- = - +----JLn(E,z,t) J.LN /Ls(E,z,t)
where Iln(E, z, t) is the instantaneous mobility, JLN is the average mobility, and
JLs(E, z, t) is the mobility due to coulombic scattering from trapped oxide charges
at energy E and depth z.
Since number and mobility fluctuations arise from the same mechanism, mobility
fluctuations can be correlated with the trapped charge [154]:
1(E ) = S(x)qilnot(E, x, i)ilEilxIts ,X, t (4.10)
where Sex) is the scattering rate (coul/V-s). From Eqs. 4.9 and 4.10, the mobility
fluctuation is
~JL(E, z, t) JL~S(x)qLlnot(E,:c, t)/i.E~~/Ln - /LN = -1 + /LNS(X )qilnot(E, x, t)ilEilz
~ -J.L~S(z)qDa.not(E,:2:, t)blE~z (4.11)
where the approximate form has assumed small fluctuations.
In general, the scattering rate depends on the distance of the trapped charge from
the interface [155, 156]. Brews [155] has proposed an approximate expression of the
form,
where
€oz + fSi
r maz = Coz + C.
and C. is the semiconductor capacitance. r maz has the interpretation as the distance,
beyond which image terms cause the coulombic scattering potential to fall off mor13
rapidly than l/r.
4.2.3 Equivalent Gate-Source Voltage Shift
Substituting Eqs. 4.7 and 4.11 into Eq. 4.4, the contribution to ~VGs(E,x,t) from
traps at energy E and depth z is
.1.Vas(E, z, t) == Cq [1 - ...:.- + /LNCoz(Vas - VT )S(x)] Llnot(E, x, t)6.ELlz (4.12)
0:1: toz
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(4.14)
and the total equivalent gate-source voltage shift is obtained by integrating over ~.ll
energy and space:
aVGs(t) - / f aVGs(E,z,t)dEdz (4.13)
- C
q f
tDe
r [1- -=- +~NCoz(VGS - VT)S(z)] ~not(E,z,t)dEdz
OeD Jo JE t02
When S(z) ~ 0, the equivalent gate-source voltage shift [Eq. 4.13] reduces to just a
threshold voltage shift [Eq. 4.8].
An upper bound on S(z) of about 3.5 X 103 V-s/coul has been estimated by
Jayaraman [154] for charges located at the Si-Si02 interface. Consider an NMOS
transistor with a 250A gate oxide, so that z ~ toz • Using this value for S, with
VGS - VT = O.5V and ILN = 700cm2 /V-5, the correlated mobility term in Eq. 4.13 is
0.17, much less than the threshold voltage term. More recent work by Gross [118]
indicates that Ilf noise data on MOSFETs can be fit by a scattering rate of the form
S(z) =~ = SO
QN Go~(VGS - VT )
where So ~ OA02 V-s/cm2 for NMOS and is much smaller for PMOS. This result
implies that the correlated mobility term may exceed tIle threshold voltage term in
an NMOS transistor by an order of magnitude. It is evident from Eqs. 4.9 and 4.13
that correlated mobility fluctuations are more important the larger the mobility JLN
due to lattice scattering and, for this reason, are usually much smaller in PMOS
transistors.
Using Eq. 4.14 in Eq. 4.13, the equivalent gate-source voltage shift can be vlritten
(4.15)
4.2.4 Effective Threshold \'oltage Shift
With the change of variables,
t~z - (1 + JLNSo)toz
c;z - ~oz/t~z
Equation 4.15 can be written
, q ft~z r ( :c )LlVT(t) = C'.' 11 1 - -, ~not(E,z, t) dE d~
0:- 0 E ttl~ (4.16)
where the upper limit of integration, which is effectively infinite for the small tunneling
depths involved, has also been replaced by t~z. This result shows that the change in
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drain current, which is produced by both mobility and threshold voltage fluctuations,
can be viewed as being due to a threshold voltage shift only, with magnitude given by
Eq 4.16, and a constant mobility. This effective threshold voltage shift is obtained by
calculating the trapped cllarge in the usual manner, but in the transfollnation from
charge to threshold voltage shift [Eq. 4.8], the oxide thickness is scaled by a factor
(1 + J.LNSo)' For 3: ~ toz < t~z' which is satisfied for all of the devices used in this
thesis, the effective threshold voltage shift is just the normal threshold voltage shift
that would be calculated on the basis of the trapped charge alone, without mobility
fluctuations, multiplied by a constant scale factor (1 + PNSo).
The problem of calculating the equivalent gate... source voltage shift, at a given
temperature, can therefore be treated formally as a threshold voltage calculation.
For the remainder of this thesis, we will therefore disregard mobility fluctuations,
with the understanding that they may affect the amplitude, but not the time or
voltage dependence of any of the results.
There are two cases in which our neglect of the mobility fluctuation term may need
to be reconsidered. First, since the mobility due to lattice scattering, ILN, varies with
temperature as T-3 / 2 , correlated mobility fluctuations can, if sufficiently large, cause
a decrease in A VGS with increasing temperature. Secondly, the trap distributions
Dot(E, z) extracted from threshold voltage relaxation measurements [Sec. 7.2.4] will,
in general, depend on the magnitude of the !LNSo term in Eq. 4.15.
4.3 General Solution
Having shown that mobility fluctuations can be incorporated into an effective thresh-
old voltage shift, this section addresses the calculation of the time-dependent thresh-
old voltage shift due to the various trap charging/discharging processes presented in
Chapter 3.
For the purposes of the following discussion, it will be assumed that the traps
are acceptor-like, i.e. neutral when empty and negatively charged when filled, which
is known to be the case for interface states in the upper half of the silicon bandgap
[157). In fact, the threshold voltage shift is independent of the charge character of
the traps because Eq. 4.6 depends only on the change in trapped charge AQot. For
example, under positive gate voltage stress, initially empty acceptor (donor) traps
become filled, changing from neutral (positive) to negative (neutral). In either case,
tlQot < o. Similarly, for a negative gate voltage, ~Qot > 0 regardless of the type of
trap.
4.3.1 The Effect of Band Bending in the Oxide
In the previous cllapter, all results were written in terms of the energy E of the
:unlieling elect1'on. In this chapter we are interested in following the occupancy of a
4.3. GENERAL SOL UTION
Et
.......~.~::! .
II: , ,
x lox 0
Energy (E)
o
73
Figure 4.1: Energy band diagram of the MOS structure showing definition of coordi-
nates for measurement of oxide trap energies; (a) flatband (b) with applied electric
field c.
given oxide trap with time, which requires keeping track of the mechanisms by which
each trap charges and discharges. It is convenient for this purpose, to express all
energies in terms of the energy Et of a trap in a reference system fixed with respect
to the oxide band structure.
The choice of a particular reference level as the zero of energy is arbitrary, however
it is convenient for our purposes to choose a common zero reference for the entire
system. Since we have assumed electronic energies to be measured upward from the
silicon conduction band, "\\re shall take the bottom of the silicon conduction band at the
interface (z = 0) as the zero of energy for the system. This reference level extends
horizontally through the oxide under Hatband conditions as shown in Fig. 4.1(a).
Another common convention is to specify electron traps by their depth below the
insulator conduction band and hole traps by their energy above the insulator valence
band. It is a simple matter to convert from one convention to the other, however,
the conventio:!l used here has tr~e advantage providing a consistent energy reference
for the entire system.
The ground state energy of a trap is a chemical property which remains invariant
with respect to the oxide band structure. In the band bending approYimation, when
an electric field £ is applied across the oxide, all trap energy levels simply shift rigidly
by an amount q£z with respect to energies at the interface, where q = 1.602 X 10-19
coulomb is the electron charge. Note that, due to our choice of the ~ direction to the
left, a positive voltage applied to the ~'.ate produces a negative electric field £ < 0 as
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shown in Fig. 4.1(b), so that trap energies are lowered with respect to the interface by
an amount -q£z > o. In order to follow the occupancy with time of a particular oxide
trap, the reference level for measuring trap energies must remain fixed with fespect
to the oxide conduction and valence bands and must therefore, also shift under an
applied field as shown in Fig. 4.1(b). Thus, an oxide trap density Dot(Et , x) with
ground state energy Et. = 0, always lies tPc = 3.1 eV below the oxide conduction band
regardless of bias conditions.
Since we are assuming elastic tunneling, the energy E of an electron at x = 0 is
related to the energy level Et. of a trap at z into which it tunnels by
E = Et + q£z (4.17)
as shown in Fig. 4.1(b). For example, an electron at the bottom of the conduction
band in the semiconductor (E = 0) can tunnel into a trap at z of energy Et. = -q£x,
i.e. at energy <Pc + q£z below the oxide conduction band. Note that the tunneling,
which is elastic, occurs between states at the same energy. The inequivalence of Et
and E is a consequence of our choice of a fixed reference level for the measurement of
electron energies at the interface, while the reference level for measuring trap energies
Dot(Et , z) shifts under an applied electric field.
The results of Chapter 3, which are written in terms of the energy of the tunneling
electron, call be written in terms of the trap energy through the transformation (4.17)~
For brevity, we shall occassionally suppress the explic;t dependence of the Fermi
factors and time constants on energy and depth and use the s1' ·thand notation
f -
fo
Tot/i
a
TOt/ i
Tit
-
Ti~
-
{ [
Et + q£x - E F ] }-lfeEt + q£x) = 1 + exp kT
{ [Et + q£ox - EFO ] }-lfoe E t + q£oz) = 1 + exp kT
Tot/i(Et + q£:t) :r;)
T:t/i(Et + qEox, x)
Tit ( E t + q£:c)
Ti~(Et + qeo~)
(4.18)
(4.19)
(4.20)
(4.21 )
(4.22)
(4.23)
where £0 and EFO are the electric field in the oxide and the Fermi level for electrons
at the interface before stress, and £ and EF are the corresponding quantities during
stress. Explicit expressions for the time constants as a function of E and x have been
derived in the previous chapter.
4.3.2 Trapping Components
In Chapter 3, four basic mechanisms were considered by which oxide traps could
be charged and discharged: (1) direct elastic tunnefLng transitions of electrons be-
tween oxide traps and silicon conduction band (cb) states, (2) direct elastic tunneling
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transitions of holes between oxide traps and silicon valence band (vb) states, (2) the
trap-assisted tunneling process in which electrons tunnel between oxide traps and
fast surface states and from there communicate with the silicon bands by a thermal
process (it), and (3) elastic tunneling into an excited state of an oxide trap, followed
by lattice relaxation multiphonon emission (lr). Since the bending of the oxide bands
during stress shifts trap energies with respect to the interface, it is possible for traps
which charge by one of these mechanisms to discharge by another.
During stress, a trap at energy E e and depth z may be filled by an electron which
tunnels via process i. Following stress, this trapped electron may tunnel out by
process j, where i and j designate the processes described above (cb, vb, it, lr). Each
oxide trap, which is specified by its ground state energy E t and depth z from the
interface, can be uniquely labeled by iIi, where i designates the process by which
the oxide trap charges during stress, and j represents the process by which the trap
discharges following stress. For the four mechanisms that we have considered, there
are 16 possible combinations of charging and discharging processes for a given oxide
trap. The 9 possible combinations due to the direct and two-step processes (cb, vb, it)
are shown schematically in Fig. 4.2. 'These diagrams catalog the possible transitions
and are not meant to depict energy or spatial relationships. Thermal transitions are
shown by dotted lines and tunneling transitions by solid lines. The notation used for
the time constants during stress ('ot/i) and during relaxation (T:e/j) are also shown.
Three of the mechanisms in Fig. 4.2 occur only for positive gate voltage pulses (it/cb,
vb/it, vb/cb), three occur only for negative gate voltages pulses (cbfit, cb/vb, it/vb)
while the other three (cblcb, it/it, vb/vb) occur for any stress voltage.
The addition of lattice relaxation (lr) introduces 7 additional combinations (lr / cb,
cb/lr, lr/Z"., lrfit, it/I"., lrfvb, vb/ir). Three examples are illustrated in Fig. 4.3,
where excited trap energy levels are represented by dashed circles. It is also possible
for an electron or hole to tunnel elastically from an interface state into an oxide trap,
followed by a lattice relaxation. This possibility is not considered in detail in this
thesis, but may easily be incorporated into the general framework.
The total threshold voltage shift is the superposition of the contributions due
to each of these components. This section is devoted to the derivation of general
expressions for each of these trapping components.
In Chapter 3 it was shown that the non-steady-state occupancy function ior oxide
tr~,ps which captur~ electrons by tunneling from states of type i E {cb, vb, it, Ir} was
of the form
(4.24)
where the function fot(E, 3.:, t) is the non-steady-state occupancy function for an oxide
trap at energy E and depth z, and lot(E,x,O) and Jot(E,:v, oo) denote its initial and
final values. ~(E, x, t) is a generalized notation for the relaxation transient due to
the charging of an oxide trap by mechanism i, which may represent either a first-order
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Figure 4.2: The nine possible combinations of direct and interface state assisted
tunneling transitions by which an oxide trap can communicate with the silicon bands
during a pulsed gate voltage measurement.
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Figure 4.3: Examples of additional tunneling channels made possible by lattice relax-
ation multiphonon emission.
or a second-order response. From Chapter 3,
_ e-t/Tot/c6(E,z)
_ e-t/Tot/w6(E.z)
Rcb(E,:I:, t)
Rvb(E, z, t)
~t(E,z, t) -
R,,.(E,:c, t)
where the partially coupled approximation (Approximation 2) of Sec. 3.5.2 has been
used for ~t. Any of the other approximations derived in that section may also be
used depending on the required accuracy.
Consider first the time interval during stress, 0 < t < til' when traps are charging.
Expressing all quantities in terms of the trap energy using Eq. 4.17, the initial and
final values of the trap occupancy function are determined by the values of the Fermi
function at the interface before and during stress, as seen by an oxide trap at energy
Et ,
fot(Et,:c,O-) - faCEt + q£o:C)
fot(Et,~, 00) - feEt +q£:c)
(4.25)
(4.26)
where we have used the assumption that equilibrium prevails before, and a very long
time after, the applied stress pulse. Th'us, for 0 < t < til'
fot(Et,z, t) = feEt + q£:c) + [faCEt + q£ox) - feEt + q£:v)]~(Et + q£z, x, t) (4.27)
78 CHAPTER 4. THRESHOLD VOLTAGE RELAXATION IN MOSFETS
where Rt,(E, z, t) is also transformed by Eq. 4.17 since it was derived in terms of the
energy of the tunneling electron.
When the stress voltage is removed, the device returns to its pre-stress bias con-
dition. In terms of the variable t' = t - t" referenced to the end of the stress interval,
the initial and final values of the trap occupancy function are
fot(Et , z, t' = 0-) - fot(Et , z, t = t.)
fot(Et,z,t/~OO) = fo(Et+q£oz)
(4.28)
(4.29)
Thus, the non-steady-state occupancy function for traps which fill by mechanism i
and empty by mechanism j is, using Eqs. 4.24 and 4.28-4.29,
fot(Et , x, t) = faCEt + q£ox) + [fot(Et , z~ t.) - fo(Et + q£ox )]Rj(Et + qEox, x, t - t.)
(4.30)
where Rj(E, x, t) is the relaxation transi~nt at the post-stress bias condition, which
is the same as the pre-stress bias condition:
The change in trap occupancy that occurs between t == 0 and t ( t > t.) for traps in
category if j is therefore,
~foti/j(Et,z, t) - fot(Et, x, t) - fot(Et,:I;, 0-)
= fot(Et,x,t) - fo(Et + q£o:Z:)
Combining Eqs. 4.27, 4.30 and 4.31, the change in oxide trap occupancy is
(4.31)
~foti/j(Et,X, t) == [f(Et + q£z) - fo(Et + q£ox)]
x (1 - ~(Et + q£x, x, t.}1 Rj(Et + qcox,:c, t - t.) (4.32)
In a similar manner, the change in the interface state occupancy function is
(4.33)
Two types of measurements are performed, as described in Chap. 6. In the first
type of rneasurement, the "iIlitial" amplitude of the threshold voltage shift after a
stress time t. is monitored as a.. function of bias conditions and device characteristics.
However, there is always a delay due to the finite response time of the test circ:ait so
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that what is actually measured is not really the initial value at t = t.) but the value
of the threshold voltage shift after a stress time t,. followed by a short d.elay time
t,. = t - t•. This is important because, as will be shown in Sec. 4.7) the decay rate for
oxide traps very close to the interface occurs in times shorter than the settling time of
the measurement circuit and these traps therefore do not contribute to the measured
response. Thus, the initial threshold voltage shift, AVT(t = t.), may be very much
larger than indicated by the first time point which can actually be measured. In this
type of experiment the relaxation time t,. is fixed while the stress time t. is variable.
In the second type of measurement, it is the relaxation of the threshold voltage shift
as a function of time following the stress period which is of interest. TI1US, the stress
time t. is fixed and the relaxation time t,. is variable. The point is that, in either case,
the trap occupancy is always observed after some of the traps have been allowed to
discharge, a fact which has been overlooked in previous studies. It is always the case
that t > t. in any measurement and thus, the trap occupancy function depends on
two time variables; the stress time t. and the relaxation time t,. = t - t•.
The total threshold voltage shift is due to the charge trapped in interface st:'i.tes
and oxide traps:
(4.34)
where the interface state contribution is obtained by integrating Eq. 4.33 over all
energies in the silicon bandgap
The oxide trap contribution is given by
AVT(t.. , tr)lot = L AVT(i/;)(t., tr )
i,;
where, using Eq. 4.32, the ifj component is given by
(4.36)
t4.37)
The energy limits E 1 and E 2 in Eq. 4.37 depend on the tunneling nlechanisms, i and
j du"'ing stress and emisGion. The limits on :z: may also be subdivided into several
intervals depending on bias. These considerations are addressed in the following
section for the case of an NMOS transistor subjected to positive and negative gate
voltage pulses. The PMOS case follows by analogy.
The formulation is completely gene~al, with the diherences between processes
~ontained entirely in the relaxation transients ~ and the time constants Tot/i- In the
follewing section it will therefore be assumed, withou~ loss of generality, that oxide
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Figure 4.4: Band diagrams for an NMOS transistor subjected to positive gate voltage
pulses, y;, > o. (a) During stress, showing mechanism by which traps charge (b) After
stress, showing mechanism by which traps empty, and classification of trap energy
level3 by fill mode/empty mode.
traps with energy levels falling within the silicon bandgap are filled by the two-step
process (it). The lattice relaxation case follows by analogy with the substitution
it~ ir.
Positive Stress
Since we are interested in analog circuit applications, the MOSFET, prior to stress,
is assumed. to be biased in inversion, with VG> 0, where Va = VG - VFBo During
stress with a gate voltage pulse ~~ = ~VG > 0, the oxide bands bend as shown in
Fig. 4.4(a). A trap at distance :v from the interface is lowered by an amount -q£x,
where f, = -(V~ + Y;,)/toz • From Fig. 4.17, traps at energies above the conduction
band at the interface, E = E t + q£x > Ec are then accessible to electrons tunneling
elastically from conduction band states. Traps with Ec - EG < Et + q£x < Ec can
be charged by tunneling from fast surface states and traps with Et + q£:v < Ec - EG
can fill by tunneling from valence band states. The charging process can therefore
be categorized by the three types of initial states, which divide the oxide into three
mutually exclusive regions bounded by the trap energies Et(x) = Ec - q£x and
Et(x) = E c - EG - q£z as shown in Fig. 4.4(a).
Following stress, the gate voltage returns to its initial value. It is assumed that
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Table 4.1: Trapping components for positive stress and ~ < ~l
Trapping Stress Emission
Component E 1 Transient E2 Transient
cblcb Ec - q£x 1- Reb Ec + <Pc R~b
itlcb Ec - qcox l-~t E c - q£x R~b
it/it E c - EG - q£:c 1- ~t E c - q£o~ Rit
vb/it Ec - EG - q£oz 1 - R"b Ec - EG - q£z Rit
vb/vb E c - EG - ¢v 1 - R"b Ec - EG - q£oz R:b
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the electric field in the oxide also returns to its pre-stress value. However, due to the
presence of trapped charge near the interface, the band bending in the oxide after
stress will differ somewhat from its pre-stress condition. This effect is assumed to
be neglIgible due to the small magnitude of the trapped charge, as confirmed by the
small amplitudes of the observed threshold voltage shifts. The inclusion of this effect
would greatly complicate the formulation of the problem and canllot be justified by
the small increase in accuracy.
When the stress is removed, a trap at ~ is shifted upward in energy by an amount
q(£o - £)z. Thus, each of the regions in Fig. 4.4(a) demarcated by dashed lines maps
into the corresponding region in Fig. 4.4(b). Electrons irl oxide traps with Et +q£o~ >
Ec can then be reemitted to conduction band states, traps with Ec-EG < Et+q£o:C <
E c can be reemitted to fast surface states and traps with Et + qeo~ < Ec - EG can
reemit to valence band states.
The emission of trapped charge can therefore be categorized by the three types
of final states, demarcated by the trap energies Et(z) = Ec - q£ox and Et(x) =
E c - EG - qEoz. Thus, the oxide can be divided into six mutually exclusive regions
as shown in Fig. 4.5, according to the mode by which the traps charge during stress
and discharge following stress. The six possible combinations shown in Figs. 4.4(b)
and 4.5 are the only ones which can occur under positive stress. However, it is not
necessary that all of these occur. For example, at biases £0 - £ < EG / qto:z:, the vbI cb
component will not occur. These regions indicate the appropriate integration limits
on E t and x to be used in Eq. 4.37 for the components of the threshold voltage shift.
Table 4.1 shows the integration limits valid for x < Xl where
(4.38)
For ~ > Xl the it/it component no longer contributes and the vb/cb component
comes into play for energies Ec - q£ox < E t < Ec - EG - q£x. For a change in
voltage v;, == d VG == 5V across a 250A oxide, Xl ~ 50A which is too deep to be
of much importance at the time scales of interest. At higher voltages or in thinner
oxides, the vb!cb component may contribute. For example, MNOS memory devices
are charged by electrons tunneling from the valence band under a high electric field
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Figure 4.5: Classification of oxide trap energy levels into mutually exclusive regions
in (Et , z) space according to fill mode/empty mode for positive gate voltage pulses
~>O.
and discharged by the o!-,posite polarity field which causes the trapped charge to be
reemitted to empty conduction band states [90].
Table 4.2 shows the energy integration limits valid for the range Xl < X < X2
where
X2 = min ( - :; I toz)
For tPc = 3eV and a total voltage during stress of 7V across a 250A oxide, X2 ~ lOOA
which is far beyond the tunneling depth during any stress of relevant duration. Var-
ious 0ther special conditions on the energy limits arise, depending on bias conditions
and trap depth. These bookkeeping details must be accounted for in the computer
implementation of the equations, but do not contribute any new physical ideas and
are important only under extreme bias conditions which are not of interest here. We
are only interested in trapping in the near-interface region, on the order ..:if 20A from
the interface for which Table 4.1 is valid under most bias conditions encountered in
typical analog circuits. Due to the small depth actually accessed by tunneling during
typical stress times, it is not necessary, in practice, to carry out the spatial integration
4.3. GENERAL SOLUTION
Table 4.2: Trapping components for positive stress and Xl < X < X2
Trapping Stress Emission
Component E 1 Transient E 2 Transient
cb/cb Ec - qE~ 1- Reb E c + <Pc R~b
it/cb E c - EG - q£z 1- ~t Ec - q£x R~b
vb/cb E c - qto~ 1 - R"b Ec - EG - q£~ R~b
vb/it Ec - EG - q£o~ 1 - R"b Ec - ecoz Rit
vb/vb Ec - EG - cPv 1 - R"" Ec - EG - qcox R:"
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(4.40)
over the entire thickness of the oxide.
In the case of a positive stress voltage, the total threshold voltage shift due to
oxide traps is, from Eq. 4.36 and Fig. 4.5,
~VT = A VTcb/cb + ~VTit / cb + ~VTit/it
+ LlVTvb/it + LlVTvb/cb +~VTvb/vb
+ LlVT1,./cb + ~VTl,./I,. +~VTvb/lr
where the contributions due to lattice relaxation have been included using the sub-
stitution it~ lr.
Using Eq. 4.37 and the results in Tables 4.1 and 4.2, we can write the contribution
of each component to the threshold voltage shift. Simulations indicate that the cb/cb,
it/cb and it/it components dominate the threshold voltage shift while the other com-
ponents are negligible under bias conditions of interest. We explicitly write out only
these three dominant components for an NMOS device under positive stress. The
other components follow by analogy. The results are only written for oxide depths
x < ~2 which illustrates the procedure and is sufficient for the bias conditions of
interest. The energy origin for oxide traps is taken at E c == 0 as in Fig. 4.1. The E
and x dependence of the Fermi factors and time constants have been suppressed for
brevity and are given explicitly in Eqs. 4.18-4.23. Approximation 2 [Eq. 3.80] is used
for the two-step process.
(4.42)
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Table 4.3: Trapping componellts for negative stress and x < Xl
Trapping Stress Emission
Component E1 Transient E 2 Transient
chich Ec - q£ox 1- Reb E c + <Pc R~b
cb/it E c - q£x 1- Reb Ec - q£oz Rit
it/it Ec - E G - q£ox 1- ~t Ec - q£x Rit
it/vb Ec - EG - q£:v 1- ~t E c - EG - q£ox R:b
vb/vb Ec - EG - </J1J 1- Rub Ec - EG - q£z R:b
(4.43)
Negative Stress
For negative gate voltage pulses v;, < 0, the electric field satisfies £ > CO. Fig-
ures 4.6(a) and (b) shu-\\' the band diagrams during and after stress while Fig. 4.7
shows the classification of trap energy levels by fill mode/empty mode. The corre-
sponding energy integration limits for Eq. 4.37 are summarized in Tables 4.3 and 4.4.
In this case
q( f, - co)
min (:;, t oz)
(4.44)
(4.45)
Including lattice relaxation through the substitution it ---t lr, the total threshold
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Figure 4.6: Band diagrams for an NMOS transistor subjected to negative gate voltage
pulses, v;, < o. (a) During stress, showing mechanisms by which traps charge (b) After
stress, showing classification of trap energy levels by fill modelempty mode.
voltage shift for negative voltages is again given by Eq. 4.36 as
~V T = L\VTcb/ cb + LlVTc~/it + LlVTit/it
+ ~VTcb/vb +~VTit/vb +~VTl1b/vb
+ ~VTcb/ lr + LlVTl,./lr + LlVTlr/vb
(4.46)
where the trapping components are again given by Eq. 4.37 with the energy limits
given in Tables 4.3 and 4.4 and the stress and relaxation transients as defined above.
The three dominant components are written explicitly below.
LlVTcb/cb(t 6 ,t,.) = (4.47)
.!L r2 (<Pc (to:!: _ x)(J _ fo)Dot(Et,x) [1 _ e-t./TOf/c6] e-t../T:t/c6dEtdx
Eoz 10 J-qEoz
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Figure 4.7: Classification of oxide trap energy levels into mutually exclusive regions
in (Et,:v) space according to fill mode/empty mode for negative gate voltage pulses
v;, < o.
(4.48)
dtt £T hI 44 Ta e .. rappIng componen s or nega Ive s ress an :VI < 2: < X2
Trapping Stress Emission
Component E1 Transient E 2 Transient
cblco E e - q£ox 1- Reb Ec+ <Pc R~b
cb/it E e - EG - q£oz 1- Reb Ec - qco;v Rit
cb/vb Ee - q£x 1- Reb Ec - EG - qcox R~b
it/vb Ec - EG - q£z 1- ~t Ec - q£z R:b
vb/vb Ec - EG - <Pv l-~b Ec - EG - q£;v R:b
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(4.4Q)
4.4 Approximate Voltage and Time Depenrlence
The complexity of Eqs. 4.40 and 4.46, with trapping components given by Eqs. 4.41-
4.43 and 4.47-4.49 makes an exact closed form solution for the threshold voltage
relaxation impractical. The integrations cannot be carried out in closed form for ar-
bitrary oxide trap distributions in energy and depth. Furthermore, an exact solution
requires the Fermi level, or equivalently, the surface potential, which cannot be ex-
pressed explicitly as a function of gate voltage. The situation is further complicated
by the fact that the applied pulses drive the Fermi level at the surface within sev-
eral kT, or even into, the silicon conduction and valence bands during stress, so that
Boltzmann statistics cannot be used. Thus, a correct solution for ~VT must, out of
necessity, be performed numerically.
The model discussed in this and the previous chapter has therefore been imple-
mented in a software simulation program, which is described in Chapter 7. The
simulation program is valid for arbitrary trap distributions, bias conditions and tem-
peratures.
While the exact problem does not lend itself to simple closed form solutions of
general validity, it is possible to obtain approximate solutions under suitably restricted
conditions of bias and time. In this section we make several simplifying assumptions
in order to obtain some insight into the functional form of the voltage and time
dependence of the threshold voltage shifts. The simplified problem which we consider
is representative of the conditions under which most of our experiments are carried
out.
We assume an NMOS transistor in the linear region, initially biased in inversion
or strong inversion, so that the Fermi level is in the upper half of the bandgap, close
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to the conduction band. During stress, the Fermi level can be driven up into the
conduction band by several hundredths of an electron volt, but for this approximate
discussion we can assume it to be pinned at EF ~ E c •
The following assumptions are also made:
1. Uniforln oxide trap distribution in energy and space:
D (E 'J9) D (cm-3 eV-1 )ot ,...... == ot (4.50)
2. Rectangular tunneling barrier with a time constant independent of energy and
electric field:
Tot ( ~ ) - Tocea:/zo
TotO(Z) - Toee z / zo
(4.51)
(4.52)
where Zo = fi/2J2M*(¢c - E) ~ fi/2V2M*¢co This is valid since we are only
interested in electrons near the conduction band edge E ~ ,pc. We allow for
the possibility that the prefactors during stress (Toc ) and after stress (Toe) may
differ.
3. Step approximation to the Fermi function:
f(E) = {I E < EF
o E> EF
(4.53)
4. Maximum trapping depth ~m ~ :Coln(t./Toc ) ~ to:z:
The information that can be obtained from such a simplified model is limited, but
shall prove useful for qualitatively understanding the nature of the voltage and time
dependence. Such a model will not provide complete information on temperature
dependence or on the effects of a nonuniform distribution of traps, for which the exact
model must be employed. The temperature dependence will be examined separately
in the next section.
The third assumption implies that
EF - q£z < E t < EFO - q£ox
EFO - q£ox' < Et < EF - q£x
otherwise
(4.54)
The shaded regions in Fig. 4~8 indicate those trap energies for which ~f == f - fa ==
1 and which, therefore, contribute to the threshold voltage shift. The case b.f == -1
will not occur for positive stress voltage pulses ~ > 0 since E F > EFO and £ < £0.
Trap energies for which 111 == 0 are either always empty or always filled and therefore
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Figure 4.8: Band diagram for an NMOS transistor pulsed with a positive gate voltage.
do not contribute to the threshold voltage shift. Note that, under the assumption of
a step Fermi function, tJ.f = 0 for the cblcb component, a problem which is addressed
below.
'Vhile the general formulation of the problem, as given by Eqs. 4.41-4.43 and 4.47-
4.49, is independent of whether oxide traps between the silicon band edges charge by
the two-step or lattice relaxation processes, an explicit solution of these equations
requires the specific form of the relaxation transients R;,. Since the dynamics of
the two-step and lattice relaxation mechanisms differ. each of these is considered
separately in the next two sections.
T'Wo-Step Process
In this section, approximate solutions are derived assuming that oxide traps above
the silicon conduction band communicate by elastic tunneling with conduction band
states, while those below capture and emit by the two-step process. The form of the
solutions for the three dominant components is discussed below.
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Interface State/Interface State Component (it/it)
Under the assumed bias conditions, only tunneling from fast surface states near the
conouction band is important, for which the thermal time constant is much less than
the tunneling time constant, Tit ~ Tot/it. In this regime, the single time constant
model (approximation 1) of Eqs. 3.77 and 3.78 is valid. Equation 4.43 for the it/it
component, can be written, under these assumptions, as
where we have used the fact that EF ~ Ec during stress. The integration limits are
shown in Fig. 4 .. 8. With a step Fermi function, f - fo = 0 for E t < EFo - qEo:V,
so that the it/it component is nonzero close to the interface only over the range
E FO - q£o:C < E t < EF - q£ox. Thus,
(4.56)
Since the time constants are assumed to be independent of energy, the energy inte-
gration can be carried out to give
= qDottoz (EF _ EFO ) r
Zl [1 _ e-t./rot(z)]e-t.. /rotO(z)d:z:
f oz Jo
_ qDottoz (EF _ EFO) r
1
g(:z:, t.)[l - gO(:z:, t.. )]d:z:
€oz 10
(4.57)
where, following Heiman and Warfield [58], we define
(4.58)
(4.59)
vlith gO(:v, t) defined in an analogous manner, with Toe replacing Toc •
The function g(~, til), which is plotted in Fig.4.9(a), resembles a step function
in the spatial variable x, falling off abruptly at x == xoln(t .. /Toc }. The logarithmic
dependence of the depth to which traps fill on stress time is readily apparent. Traps
fill to a depth of approximately 15A after lOms of stress. Figure 4.9(b) plots the
integrand of Eq. 4.57, g(x, ts)[l- gO(x, t".)], for a stress time of t .. = 10ms. The decay
of the initially filled trap distribution For t,. ~ t s the function appears rectangular
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Figure 4.9: Spatial variation of the filled oxide trap density with time (a) g(x, t 6 )
during stress, (b) g(x, t 6 )[1 - gO(x, t,.)J during emission, after t 6 == lOms.
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and the traps can be approximated as being filled for X e < ~ < Xl, where ~f and X e
are the depths to which traps fill during stress and empty during emission, given by
(4.60)
(4.61 )
With these approximations, the integral in Eq. 4.57 is approximately unity for
,xoln(t,,/Toe ) < Z < ~oln(t6/Toc) so that
(4.62)
where Coz = €oz/toz is the oxide capacitance per unit area. Equation 4.62 simply
states that the threshold voltage shift is the total trapped charge, Qot = qDot6.Ellx
divided by the oxide capacitance, where IlE = EF - EFO is the energy range of traps
swept out by the change in Fermi level and Ll:c = zJ(t s ) - xe(t,,) is the difference
between the depth to which traps fill in time til and the depth to which they ernpty
in time t.,..
It is clear from Fig. 4.9(b) that approximating the filled trap density by a rectan-
gular distribution with sharp cutoffs, is only valid for t" «t•. This is almost always
the case during stress, when t" is only due to circuit delays. Thus, the threshold
voltage shift should be well modeled as a logarithmic function of stress time. The
relaxation transient is also approximately logarithmic until t" becomes comparable to
til. Due to the tails of the exponential distributions in Eqs. 4.58 and 4.59, some traps
with x > xJ(t.) will be filled and these traps will empty when tyt > t•. Figure 4.9(b)
shows that, after lOms of stress followed by lOms of relaxation, the only remaining
trapped charge is a small fraction of filled traps resembling a pulse at at about 12A
from the interface. The long tail decays which are observed in experiments persist for
llundreds of milliseconds and are due to the relaxation of this residual trappe~ charge
from the deepest traps which are partially filled during stress. Since the approxima-
tions, Eqs. 4.58 and 4.59 clearly break down in this regime, the results obtained in
this section must be regarded with suspicion and the exact model Inllst be ".lsed for
an accurate interpretation of experimental long-tails. In order to get some idea of the
error in the approximation used above, we repeat the x integration more carefully.
We require the integral
1"'1 exp [- :0 exp(-x/xo )] (4.63)
Changing the variable of integration from x to y = :0 exp( -x/xo ), the integral be-
comes
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where Tl = Toexp(z/xl) and E1(z) is the exponential integral function, (158]
which has the properties that limz -+00 E1(z) = 0 and has the series expansion
00 (_l)nzn
-,-Inz- L I
n=l nn.
~ -[ -lnz for small z
where I = 0.5772 is Euler's constant.
With these considerations, Eq. 4.57 can be written
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(4.64)
(4.65)
(4.66)
where TIe = Toeexp(zl/Xo ) and Tic = Tocexp(xI/~o) It is always the case in our
measurements that stress times and circuit delays are mllch greater than the smallest
tunneling time constant, which may be on the order of tens of picoseconds, thus
t 6 ~ T oc and t.,. ~ Toe Thus, the second and third bracketed terms in Eq. 4.67
can be neglected. Since Xl, defined by Eq. 4.38 is generally about soit under our
measurement conditions, the time constants TIc and TIe are very large relative to time
scales of the measurement, so that Eq. 4.66 can be used to rewrite Eq 4.67 a.s
(4.68)
For T oc ~ Toe, when t,. ~ t., Eq. 4.68 reduces to Eq. 4.62. When t r » t. then,
retaining only the first term in the Taylor series expansion
( ) 1 2 1 3 1 4In 1 + x = x - 2"x + 3"x - 4x + ...
we obtain the asymptotic expressions,
Toe < t.,. ~ t.
tr ~ ttl
(4.69)
(4.70)
This more exact calculation indicates that there will be deviations from the simple
logarithmic time dependence when the relaxation time t r exceeds the stress time ttl,
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Figure 4.10: Simulated relaxation transient showing components it/it (Eq. 4.68),
itlcb (Eq. 4.77) and cblcb (Eq. 4.81).
and that this long time behavior will approach lit,.. The lit dependence is not
predicted by other derivations of the time dependence of the emission of trapped
charge (159, 160, 161] which predict a purely logarithmic decay. The reason for the
discreper.cy is that previous calculations assume that all traps are initially filled rather
than including the filling transient as was done above..
Figure 4.10 plots Eq. 4.68 for an NMOS transistor with toz = 350..4 stressed with
v;, = 3V for a period of til = 10ms. On a linear-log scale, the emission transient
is a straight line for t,. ~ t. as shown in Fig. 4.11{a) and indicated by the loga-
rithmic asymptote of Eq. 4.70. Some curT;ature becomes evident at longer times.
Figure 4.11(b) shows the same simulation plotted on a log-log scale. In this figure the
function plots as a straight line with unity slope for t,. ~ t a indicating a lit decay
as predicted by Eq. 4.70. The region of interest in our measurements occurs around
the knee of the emission curve (t,. ~ til) where neither of the asymptotic expressions
is valid and the transient exhibits substantial curvature.
The gate voltage dependence of the it/it component is determined by the change
in Fermi level at the interface ~EF = EF'- EFO = qLl1/J., where 1l1/J. is the change in
surface potential that occurs during stress. The surface potential cannot be written
explicitly as a function of gate voltage VG' == Va - VFB in a MOS structure. Never-
theless, some qualitative conclusions can be drawn from the plot of surface potential
versus gate voltage shown in Fig. 4.12. This grapb was obtained by a numerical
solution of Eqs. E.7 and E.S. Note that the width along the vertical axis between
the saturating tails of the characteristic is wider than the silicon bandgap (1.12V),
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Figure 4.11: Relaxation transient of Fig. 4.10 plotted on (a) log-linear axes (b) log-log
axes.
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Figure 4.12: Exact and Boltzmann approximations for the surface potential versus
gate voltage for a 250A gate oxide with substrate doping of N A = 1.0 x l015cm-3.
indicating that the Fermi level is driven into the conduction and valence bands during
positive and negative gate voltage stresses. This is why Boltzmann approximations
fail and a numerical solution is necessary.
The surface potential changes rapidly with VG ' in depletion and weak inversion
and hence the it/it component will vary rapidly with voltage as the Fermi level sweeps
through the bandgap. In strong inversion, U. > 2UF, the surface potential changes
very slowly with gate voltage. In this region, the Fermi level tends to become pinned
which tends to suppress the it/it component.
Since we are interested in large signal gate voltage excursions, there are no gen-
erally valid approximations that can be used for the gate voltage - surface potential
relationship. Even for the common case of inversion region operation, with positive
gate voltage pulses as discussed here, the Fermi level is generally within a few kT
below or above the conduction band edge before and after stress, so that we are op-
erating at the knee of the curve in Fig. 4.12 in the non-Boltzmann regime, where
most approximate expressions break down. Therefore no attempt is made to write
the explicit voltage dependence of the threshold shift components. Figure 4.14 plots
the voltage dependence of Eq. 4.68 for ~ > 0 using the numerical solution to Eqs. E.7
and E.8.
The results for the it/it component for a uniform trap distribution, under the
assumptions stated above can be summarized as follows:
1. The amplitude of the threshold voltage shift is directly proportional to the
density of oxide traps Dot.
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Figure 4.13: Components of threshold voltage shift versus stress time til.
2. The amplitude of the threshold voltage shift increases logarithmically with stress
time t •.
3. The relaxation of the threshold voltage shift with time t,. after stress is approx-
imately logarithmic for t,. ~ t. and approaches lit,. for t,. ~ t•.
4. The amplitude of the threshold voltage shift is proportional to the change in
the Fermi level 6.EF = EF - EFO at the interface during stress.
Interface State/Conduction Band Component (it/cb)
The it/cb component [Eq. 4.42J, lInder the aforementioned assumptions, becomes
(4.71 )
From Fig. 4.8, f - 10 = lover the entire range of the energy integration so that it
can be carried out directly to give
(4.72)
Using the approximations of Eqs. 4.58 and 4.59 and making the reasonable as-
sumption that 2:1 is much larger than the maximum tunneling depth X m = :vo In(t .. /Toc ),
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Figure 4.14: Components of threshold voltage shift versus stress voltage 11;,.
Eq. 4.. 72 can evaluated as
(4.73)
where the voltage drop across the oxide is defined in the opposite sense as the electric
field, "V;,Z .= V(toz )-V(O) = -£oztoz . Equation 4.73 again has a simple interpretation.
Referring to Fig. 4.8, the range of traps which fall below the conduction band during
stress and above it after stress are those which fall into a triangle of length ~J(t.) in
space, and height along the energy axis of aE = -q~£:r;J(t.). The trapped charge is
just the area of this triangle Qat = qDot~[qLl£z/(t.)][:vJ(t.)] The traps which empty
after stress is given by a similar expression with :z; J( to!) replaced by xe ( t,.). The
threshold voltage shift at any time is just the difference between these two divided by
Ooz, as in Eq. 4.73. The In2 (time) dependence is a consequence of the fact that the
spatial depth to which traps fill goes as In(time) and the range of energies which are
filled as a result of oxide band bending is also proportional to x and hence, In(time).
We now undertake a more exact evaluation of the integral (4.72) in order to
determine the behavior of the threshold voltage relaxatiun at long times tf" ~ t 6 , for
which the approximations, Eqs. 4.58 and 4.59, are not valid. First note that
d 13:1 1:1:1 dz
- - xe-t / T dz = ze- t/ T -
dt 0 0 T
(4.74)
hZ1 _t/Tdzxe - =o T
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The right hand side can easily be evaluated, using the substitution u = tlr,
x~ ,t/To [In (!-) -In(u)] e-udu
t Jt/T! To
- ~~ [r(l)In (:0) - r/Cl)]
99
(4.75)
(4.76)
where Tl = To exp(~l/zo) and for the time scales of interest during ihe relaxation,
To ~ t ~ Tl, so that the lower and upper integration limits can be replaced by zero
and infinity, respectively. From Eq. 4.74, and using r(l) = 1 and f/(l) = -I,
1~1 xe-t/~dz= -x~ [~In2 (:0) +-r ln (;0)]
Using Eqs. 4.72 and 4.76, the itI cb contribution to the threshold voltage shift is
.1.VTit/cb(t.,t,.) = q2Dotz~ LlVoz {! [ln2 (~+~) -ln2 (~)]
Eoz 2 T oc Toe Toe
+-r rin (~+~) -In (~)]}
.. T oc Toe Toe
_ q2DotX~.1.v;,zln(l+ Toet.) [-r+!ln(l+ Toet.) +In(~)]
f oz T (N:t,. 2 Toct,. Toe
(4.77)
For t.,. <t:: t., keeping only the quadratic term, Eq. 4.77 reduces to the previous result,
Eq. 4.72. For t.,. ~ til' Eq. 4.77 can be approximated using the first texm of the Taylor
series expansion, Eq. 4.69. Thus, the asymptotic expressions for the itlcb component
are
{
q2Dot=t~AVoz [ln2 (.!L) -ln2 (..!L)] Toe < t". ~ til~ V;; (t t) 2f:olt Toe To.
Tit/cb jJl f' = 92 Dot~~.ll v;,~:!:2ili [1 + In (-k.) + ! (!2ili.)] t.,. ~ til
~o. Toetp To. 2 Toetp
(4.78)
At long times, we can therefore expect to observe deviations from the simple In2 time
dependence of Eq. 4.72, including components which go as lit and l/t2 • Equation 4.77
is plotted in Figs. 4.10-4.14.
In summary, the itlcb component has the following properties:
1. The threshold voltage shift is proportioD.a! to the oxide trap density Dot.
2. The threshold voltage shift as a function of stress time t. goes as In2 (t.), which
appears concave upward on a log time scale [Fig. 4.13].
3. The relaxation of the threshold voltage shift as a function of time t.,. after removal
of the stress goes as In2(t.,.) for t.,. ~ t 3 • For t.,. ~ til' the relaxation tends to l/t".
as shown in Fig. 4.11.
(4.79)
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4. The threshold voltage shift is proportional to the change in voltage across the
oxide ~~z = ~VG - ~1/J. during stress. In depletion and weak inversion when
"pit changes rapidly with gate voltage, as shown in Fig. 4.12, the it/cb component
is relatively weak. In strong inversion, the surface potential is nearly constant so
that most of the applied gate voltage is dropped across the oxide Ll~z ~ ~VG •
In this regime the it / cb contribution to the threshold voltage shift is directly
proportional to the amplitude of the applied voltage pulse v;, = LlVa as shown
in Fig. 4.14.
Conduction Band/Conduction Band Component (chlcb)
The cblcb component results from the tunneling of electrons from filled conduction
band states into oxide traps. The approximation, Eq. 4.53, used in the previous two
examples cannot be applied to this case because, the step approximation implies that
there are no electrons in conduction band when EF < Ec . It is therefore necessary to
use the full Fermi function rather than a step approximation.
The threshold voltage shift is given by Eq. 4.41 as
qDottoz 1z2 lEe+cPe ..LlVT(t.,tr ) = [f(Et + q£x) - faCEt + qEox)]
€oz 0 Ee-q£z
X [1 - e-t./-rot(z)]e-t,,/TotO(z)dEtdx
The upper limit of integration can be replaced by infinity since the Fermi functions
in the integrand are vanishingly small at E t = Ec + <Pc .. Since the time constant is
assumed independent of energy, the energy integral then can be carried out, using
Eqs. 4.18 and 4.19, to give
LlVT{ t", t,.) = qDotto: f:2 N{z )[1 _ e-t./rot(:)]e-tr/rotO(:)dz
€oz 10
where
N{z) - k~_qE)f(Et + q£z) - fo{Et + qcoz)]dEt
kTln { 1 + exp(EF - Ec)/kT }
1 + exp(EFO - Ec + qll£:r;)/kT (4.80)
where ~£ = £ - Co is the change in electric field across the oxide during stress. The
initial bias is usually such that EFO - Ec < 3kT and for positive pulses, qLl£:n < 0
so that the exponential term in the denominator of N(x) is normally much less than
one, and can be neglected. N(x) can then be taken outside the integral and the x
integration carried out in a manner identical to the it/it case above, to give
A IT ( ) qDotxo { [EF - E c ]} ( Toe t.)UVTeb/cbt",t,.:::::: Co: kTln l+exp kT In l+
roct
,. (4.81)
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The form of this result is identical to that of the it/it component, Eq. 4.68 except
that the energy range is given by
{ [ EF - Ec ]}tlE = kTln 1 + exp kT (4.82)
Equation 4.81 is plotted in Figs. 4.10-4.14. For the stated bias conditions and
trap density, the cblcb component is smaller than the other two, however this may
not always be the case.
The following conclusions can be drawn from Eq. 4.81 for the cblcb component:
1. The threshold voltage shift is proportional to the oxide trap density Dot.
2. The threshold voltage shift as a function of stress time goes as In(t.) [Fig. 4.13].
3. The relaxation of the threshold volage shift with time following stress goes as
In(t,.) for To < t.,. < til and approaches lit.,. for t,. > til [Fig. 4.11].
4. For E F - Ec < several kT the exponential factor in A.E is small and the energy
range of the traps which contribute to the threshold voltage shift resembles
an impulse of width kT around the conduction band edge. For EF - E c >
several kT, the surface of the silicon becomes degenerate and dE ~ EF - Ec •
In this limit, the result resembles the case of a metal where tunneling occurs in
the energy range between the bottom of the conduction band the Fermi level.
454.2 Lattice Relaxation
The approximate strong inversion model of Sec. 4.4.1 requires only a minor modi-
fication in order to incorporate lattice relaxation. Only the prefactors of the time
constants for lattice relaxation and the two-step process differ [Eqs. 3.34, 3.44, 3.45,
3.99,3.101]. In strong inversion, nil ~ nl,Pl,p. and the total inversion layer charge
QN (coul-cm-2 ) is just Coz(VGS - VT ). As a first order approximation we can write
(4.83)
where Zinv (cm) can be interpreted as the mean thickness of the inversion layer.
Oxide traps below the conduction band are assumed to communicate with it by the
tunneling/LRME mechanism while those above require no thermal assistance since
conduction band states at the same energy are accessible by elastic tunneling. Using
Eq. 4.83 in Eq. 3.99, the time constant prefactors in Eqs. 4.51 and 4.52 become
e~EBc/IcT
Toc =
o:(VGS - Vi,) (4.84)
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Figure 4.15: Components of threshold voltage shift versus stress voltage ~ using
lattice relaxation multiphonon emission model.
for the lrllr and Zrlcb components, and
e4EBC/lcT
Toe =
o:(VGS - VT ) (4.85)
in the Ir / Ir component, where VGS and VGS are the gate-source voltage during and
before/after stress, respectively, and
(4.86)
is a constant with units s-1 V-I. The prefactors in the remaining cases remain un-
changed. With these substitutions the results of Sec. 4.4 are directly applicable to
lattice relaxation, since the lattice relaxation prefactors contain no dependence on
energy or space. The only feature of the prefactors 4.84 and 4.85 which differs from
the two-step case is their dependence on voltage. Thus, at a given gate bias, the func-
tional dependence of LlVT on stress and relaxation time, as shown in Figs. 4 .. 10-4.13,
remains valid for lattice relaxation. Only the dependence on stress voltage needs to
be examined.
Figure 4.15 plots the threshold voltage components, Eqs. 4 .. 68,4.77 and 4.81, with
the substitutions specified by Eqs. 4.84 and 4.85. The barrier height flEB is taken to
be zero, an assumption which can, at most, affect the amplitude, but not the voltage
dependence. Values used for the other model parameters were a = 1.0 X 108s-1 and
Toc = Toe = 1.0 X 10-8 s. It can be seen that the lrllr and lrlcb components change
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slightly faster with voltage than do the it/it and it/cb components in the two-step
model [Fig. 4.14], due to the voltage dependence in the time constant prefactor. How-
ever, the factor of five increase in the prefactor over the plotted voltage range results
in a negligible change in the total threshold voltage shift. We can therefore conclude
from this approximate model that the essential features of the threshold voltage re-
laxations are independent of which of these two mechanisms actually dominates. Due
to the activated term ilEB in the lattice relaxation time constant, the temperature
dependence of the two mechanisms will differ, an issue which is addressed in Chap. 7.
4.5 Telnperature Dependence
The tunneling probability, as determined by the WKB factors in Secs. 3.4-3.6, is
nearly independent of temperature. However, the overall rate at which oxide traps
charge and discharge may depend on temperature through the following:
1. Th~ correlated mobility term in Eq. 4.13.
2. The distribution of electrons available for tunneling, as determined by the fermi
function and the density of states in the semiconductor.
3. The thermally-activated time constant for interface state-assisted tunneling
[Eq. 3.102].
4. The thermally-activated time constant for lattice relaxation multiphonon emis-
sion [Eq. 3.99].
In addition, there are several additional sources of temperature dependence which
. are included in the numerical simulation model, as described in Sec. 7.2.4, but are
not significant in the extrinsic temperature range of interest. These include the tem-
perature dependences of the energy gap, the effective masses and the ionized dopant
concentrations. Temperature dependence can affect either the amplitude or the time
constant of the equivalent gate voltage shift. The contributions of each of the pri-
mary temperature-dependent factors are considered below, assuming for the purposes
of discussion, an NMOS transistor"
4.5.1 Correlated Mobility Fluctuations
The temperature dependence of the correlated mobility term has already been dis-
cussed in the previous section. The effect of mobility fluctuations depends on whether
the traps are neutral or charged when filled. Acceptor-like traps in an NMOS transis-
tor will be filled during a positive (inverting) pulse, becoming negatively charged and
increasing coulombic scattering of inversion layer electrons when the pulse is removed.
If the mobility term in Eq. 4.15 is large compared with the threshold voltage term,
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as may be the case in NMOS transistors [118], correlated mobility fluctuations can
lead to a decrease in the amplitude of ~Ves with temperature which goes as T- 3/2.
For negative pulses, acceptor-like traps would be emptied, becoming neutral, which
would tend to increase the mobility and decrease tlie equivalent gate voltage shift.
The gate voltage shift would then increase with temperature for negative pulses.
It has been shown, however, that traps in the upper half of the bandgap tend to
be acceptor-like) while those in the lower half are donor-like [157]. Donor-like traps
would be emptied during negative pulses becoming positively charged. The resulting
decrease in mobility would increase the magnitude of the equivalent gate voltage shift,
an effect which would decrease with increasing temperature.
In PMOS transistors, the effect of correlated mobility fluctuations is generally
negligible [118]. The contribution of mobility fluctuations to the overall temperature
riependence is complicated by uncertainties concerning the relative importance of
mobility and number :fluctuations and specifically, the value of So in Eq. 4.15.
4.5.2 Carrier Distributions in the SelIliconductor
The tunneling rate at a given energy depends on the concentration of free charge
carriers available to tunnel at that energy. Previous researchers have treated the
temperature dependence of the capture and emission of charge from oxide traps in
the context of the Heiman and Warfield model by writing the electron concentration
at energy E above the conduction band edge as [161]
or [80]
neE) = Ncexp[-(E - Ec)/kT]
neE) = n. exp[-(E - Ec)/kT]
(4.87)
(4.88)
where N c is the effective density of conduction band states, Eq. E.15 and n. is the
total electron concentration. Both of these results are easily seen to be in error by
integrating over all energies above the conduction band, which does not yield n•. The
total electron concentration is given by
n. = roo g(E)f(E)dElEe
Hence, the correct expression for n(E) in the Boltzmann approximation is
n(E) - g(E)f(E)
g(E)e-(E-Ep)/kT
_ {..;2;::3/2 (E _ Ec)1/2e-(Ee-EP)/1cT} e-(E-Ee)/1cT
(4.89)
(4.90)
(4.91 )
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While Eq. 4.87 captures the dominant energy dependence of the exponential in
Eq. 4.91, the quantity in brackets is not equal to N c or n. and has a different de-
pendence on energy and temperature. The Fermi level EF in Eq. 4.91 also depends
on temperature, a fact which is entirely neglected in Eq. 4.87. Furthermore, this
entire approach, including the correct expression Eq. 4.91, depends on a Boltzmann
approximation to the Fermi function which is not valid under most bias conditions of
interest.
The formulation presented in this and the previous chapter properly accounts for
the energy and temperature dependence of the carrier distribution. If the tunneling
is elastic, it is the density of states at a given energy 9c(E), rather th.an the integrated
"effective" density Nc which is of interest. Unlike N c , 9c(E) is very weakly temper-
ature dependent (Eqs. 3.24, E.l5]. Thus, the temperature dependence ill Eq. 4.90
enters primarily through the Fermi function f(E).
The amplitude of the threshold voltage shift in Eq. 4.37 is driven by the change
in Fermi functions between stress and relaxation,
(4.92)
The Fermi functions, Eqs. 4.18 and 4.19, depend on temperature in two ways - the
width of the step at the Fermi level EF broadens with increasing temperature and
the energy of the Fermi level decreases.
Figure 4.16(a) plots the functions f and fo for a trap at the interface at the
conduction band edge (E = 0). For this example the initial gate bias was VG = 2V
and a 5V pulse was applied during stress. The difference ill = f - fo is shown and
resembles a broadened impulse of width proportional to EF - EFO. Fig. 4.16(b) shows
the function D.f(E) for the above example at -55°K and 125°K. With increasing
temperature, the function ~f moves lower in energy and its width broadens. Oxide
traps with energies that fall in regions where III is nonzero undergo a change in
occupancy during stress while traps at pnergies where ~f = 0 are either always empty
or always full and therefore do not contribute to the threshold voltage shift. Thus, the
function AI acts as a "probe" \\?hich selects those trap energies which contribute to the
threshold voltage shift. The contribution of a particular trap to the threshold voltage
shift may either increase or decrease with temperature depending on the energy of
the trap. In the example of Fig. 4.16(a), D.I is higher at -55 than at 125 and AVT
will therefore have a negative temperature coefficient for a trap located just above the
conduction band. The solid line in Fig. 4.16(b) plots ~f(125°C)- A.f( -55°C) which
indicates the polarity of the temperature coefficient as a function of energy for a trap
at the interface. In this example, the contribution to the temperature coefficient of
LlVT by traps at the interface with -O.2eV < Et < -O.04eV is positive while the
contribution by traps with -O.04eV < E t < O.12eV is negative. It will be shown in
Chap. 7 that NMOS transistors generally have trap densities which increase rapidly
at energies above the silicon conduction band. For this reason, the threshold voltage
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Figure 4.16: (a) The functions f and 10 and the difference III = f - fo for a trap at
x = 0 (b) The function Llf(E) = f(E) - fo(E) as a function of temperature.
4.5. TEMPERATURE DEPENDENOE 107
Idfi decreasing
with temperature
~ 0.0
::a
c:
o
·u
c:;:,
u.
·e -0.5
'-Q)
u..
.5
en
C)
c:
res6 -1.0
\\
\ '.,\
, \
, \
, ~
, ~,
, ~
\ \ ---- ~f(-55C)
, \ - L1f(125C)
\ \. -- l~f(125C)I-Il\f(-55C)1
\ \\ \ , ,\...- .::,':.: .--r.:::.. _.;I"
-1.0 -0.5
E-Ec (eV)
0.0
Figure 4.17: The function ilf(E) = f(E) - fo(E) for negative stress voltages.
shifts generally decrease with illcreasing temperature.
The same argument applies to negative gate voltage pulses. Fig. 4.17 shows that
traps near the band edges see a change in Fermi function ill during stress which
decreases in magnitude as the temperature rises. The contribution due to traps
in these regions will therefore result in a threshold voltage shift which decreases in
magnitude with increasing temperature.
Due to band bending in the oxide, the range of trap energies which contribute
to positive and negative temperature coefficients of the threshold voltage shift will
vary with depth into the oxide and the temperature coefficient of a trap at a given
energy may change depending on its depth. Thus, the temperature dependence of the
trapping-induced threshold voltage shift depends strongly on the trap distribution in
both energy and depth, as well as on bias conditions. The various contributions to the
threshold voltage shift; it/it, it/cb, and cblch may have quite different dependences
and the net temperature coefficient may be either positive or negative depending
on trap distributions and bias conditions. The full temperature dependence is not
obvious and must be obtained by simulation.
4.5.3 T-wo-Step Process
The time constant for the two step process can be approximated, to first order, as
the sum of a tunneling term and a thermal term as given in Eqs. 3.102 and 3.100.
In strong inversion, the thermal term is negligible so that the process is tunneling-
limited with a temperature-independent time constant. Under negative gate voltage
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stress, however, the discharging of oxide traps can become thermally-limited. For
example, in depletion, the SRH time constant can be quite long, Tit ~ Tot/it, and
strongly temperature dependent [Eq. 3.71]. Electrons nlay remain trapped in fast
surface states at low temperatures, preventing electrons in oxide traps from tunneling
out.
The traps which contribute to the observed threshold voltage shifts are those
which have time constants comparable to time scales of the stress and measurement.
For example, at stress times on the order of lOms, as used in our experiments, and
observation inter\+--als up to lOOms, it is only traps with time constants in a range of
about I-lOOms that are important. Assuming To = 10-10s and ;Co = lA, these traps
are limited to depths of about 16-20A from the interface. At high temperatures, the
time constants for traps closer to the surface than this are sufficiently short that they
are not observable in our measurements [Sec. 2.1.3].
For negative pulses which drive the surface into weak inversion or depletion, the
thermal time constants for traps near the interface can become large relative to the
tunneling time constant. Because Tit is inversely proportional to the hole concentra-
tion P. [Eq. 3.100], these traps may not have time to discharge during a negative gate
voltage pulse until the pulse is sufficiently large to accumulate the surface. At this
point, fast surface states can rapidly empty, enabling oxide traps to discharge through
them, resulting in a negative threshold voltage shift. This effect becomes more pro-
nounced at lower temperatures, since the thermal time constants grow exponentially
with temperature when n. ~ nl and P. ~ PI [Sec. 2.1.3]. In our example, traps at
depths less than 16A may then have time constants sufficiently large to fall within
the time-constant window of our measurements. With decreasing temperature, more
traps have time constants which fall within the observable range and the threshold
voltage shift will increase. Experimental data in support of this effect will be shown
in Chap. 7.
4.5.4 Lattice Relaxation
The time constant for lattice relaxation is similar to the thermal term in the two-step
process, where the term nl in the denominator becomes exponentially dependent on
temperature in depletion. In addition, the lattice relaxation time constant [Eq. 3.99],
depends on the total surface concentration of electrons and contains a thermally-
activated term related to the barrier height D.EB . For negative gate voltage pulses,
we therefore expect the lattice relaxation mechanism to have a temperature depen-
dence similar to that of the two-step process. For positive pulses, in the extrinsic
temperature regime, n. is not strongly dependent on temperature, so the primary
effect arises from the eli.Es/kT term. This leads to a strong increase in LlVT with
temperature, as shown by simulations in Sec. 7.2.4.
4.6. GEOMETRY DEPENDENCE
4.5.5 SUIIlIllary
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In summary, the net temperature dependence of the equivalent gate-source voltage
shift depends on the polarity of the applied stress voltage and the mechanisms which
contribute to charge trapping. In strong inversion, with positive gate voltage pulses,
the movement of the Fermi probe towards lower energies will cause d Ves to decrease
if the trap density increases with energy above the conduction band as is normally
the case. Due to the dependence on trap distribution, however, it is also possible for
the opposite temperature coefficient to occur. Correlated mobility fluctuations cause
a VGS to decrease with increasing temperature, provided that the mobility term in
Eq. 4.15 is large compared to the threshold voltage term. The thermally-activated
lattice relaxation time constant decreases with increesing temperature, tending to
increase LlVGS as demonstrated in Chapter 7.
For negative gate voltage pulses, the temperature dependence arises through cor-
related mobility fluctuations as well as through the activated terms in the lattice
relaxation and two-step time constants. Decreasing the temperature increases the
time constants of traps near the interface, bringing more traps into the window ob-
servable by our measurements. These traps cannot respond to fast gate voltage pulses
until accumulation is reached and the large hole concentration decreases their time
constants sufficiently. This leads to a negative gate voltage shift which increases with
decreasing temperature.
4.6 Geometry Dependence
Gate Oxide Thickness
As the oxide thickness is scaled down together with all voltage levels such that the
electric fields remain constant, it is clear from Eqs. 4.68, 4.77 alld 4.81, that the
threshold voltage shifts also scale down proportional to toz • Scaling will therefore have
no effect on the relative error ~VT / A VG of the trapping-induced threshold voltage
shift. Obviously, if the oxide thickness is scaled down at constant voltage levels, the
threshold voltage shift will'increase due to the larger electric fields which increase the
range of trap energies ~E influenced during a given gate voltage pulse.
Channel Length and Width
Since the trapped charge is very close to the interface, the factor (to:z: - x) / €o:z: in
Eq. 4.37 is approximately equal to 1/00z • Thus, assuming the oxide trap density
Dot(E,:v) is a function only of energy E and depth z into the oxide, the threshold
voltage shift during stress is proportional to the change in trapped charge per unit
area divided by the oxide capacitance per unit area. This result implies that the
trapping-induced threshold voltage shifts should be independent of device area.
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Figure 4.18: Plan view of a MOSFET defining terms used in derivation of geometry
dependence
The assumption that the trap density Dot is uniform in the plane may fail under
certain conditions. For example, the oxide trap distribution may vary along the length
of the channel as a result of the generation of oxide traps by hot carriers created by
impact ionization at the drain end of the channel in saturation. The MOSFETs used
ill this study are virgin devices which have ne"/er been subject to hot carrier stressing
of any kind, and are only operated in the linear region during measurement. Since
there are no other asymmetries in device structure or biasing, there is no reason to
believe the trap distribution to have any systematic dependence along the width or
length dimensions and we therefore assume a uniform trap distribution over the active
device area, depending only on :c.
There remains, however, the possibility of edge effects due to variations in the
trap density along the perimeter of the gate due to differences during processing. An
enhancement of the trap distribution in these areas may result from damage created
during implantation of the source-drain regions or may be due to higher trap densities
in the field oxide which forms the bird's beak. In order to investigate the consequences
of a variation in trap density around the periphery of the gate oxide, consider the
simple model shown in Fig. 4.18. Assume a uniform trap density Dot (cm-3 eV-1 ) in
the interior region of the gate oxide, far removed from the edges. Consider a strip of
width LlW along the bird's beak in which the oxide trap density is Dot L (cm-3 ey-l)
and a strip of thickness ~L bordering on the source-drain regions in which the trap
density is DotW (cm-3 eV-l). Writing Eq. 4.37 in terms of the total trapped charge
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divided by the total oxide capacitance,
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For aw < Wand aL « L, this can be written
(4.93)
(4.96)
where {wand II are the enhancement factors for the oxide trap densities bordering
on the source-drain and bird's beak regions, respectively.
IW - ti.L D
ot
W
(4.94)
Dot
II - ti.W
DotL (4.95)
Dot
Assuming ti.L and LlW fixed by processing conditions, IW and II are just constants
and the geometrical factors can be removed from the integral in Eq. 4.93. Thus,
Eq. 4.93 predicts that an enhanced oxide trap density along the periphery of the gate
will cause the threshold voltage shift to vary inversely with the gate length and width,
ti.VT(L, W) _ 1 2')'w 2')'1
ti.VTo - + L + W
where a VTO is the threshold voltage shift for Land W sufficiently large that edge
effects are unimportant, which is the result predicted by the standard theory.
4.7 Hysteresis Effects
When a MOSFET is stressed with a large gate voltage for a period of time t., it is
observed that the resulting threshold voltage shift relaxes with a very long tail which
may persist for times t p which greatly exceed t•. Because the effect persists for a time
much longer than the time required to initiate it, we have previously referred to this
effect as "threshold voltage hysteresis" [10, 62].
Consider Eq. 3.96 in the case of an initially empty oxide trap, so that at t = 0-)
fot(E, z, 0-) = o. Assume that, following the application of a gate voltage step, the
Fermi level at the interface rises above the trap energy so that the oxide trap begins
to charge. While the exact mechanism by which the trap charges is not of interest
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in the present discussion, the oxide trap time constant is assumed much larger than
the equilibration times for either interface states or inversion layer charge carriers so
that, immediately following stress, the initial conditions can be taken to be
fot(E,~,0+)
fot(E, Z, 00) =
Thus, the initial rate at which oxide traps fill is
dnot I _Not
dt t=o+ TJ
(4.97)
where TJ represents the value of either Tot./cb or Tot/it during stress.
Following a stress period of duration t., oxide traps fill to a fractional occupancy
fot(E, ~,t.). When the gate voltage returns to its initial value, the Fermi level at the
interface falls and the initial conditions for the discharging of traps are
fot(E, x, 0-)
fot(E, x, 00)
Thus, the initial rate at which traps empty, after a stress time t. is
dnot I -
dt t=o
(4.98)
where Te represents the value of the time constant at the bias condition following
stress.
For short stress times, not(t.) ~ Not, the initial rate at which traps empty is much
slower than the rate at which they are filled, even for symmetrical time constants
TJ I"V T e • If an NMOS transistor is stressed for a given period of time, t. and then
allowed to relax for an equal time, some residual charge Llnot will remain trapped
in the oxide, which may manifest itself as hysteresis in circuit applications. While
the long relaxation time relative to the stress time may be enhanced by inherent
asymmetries between between the time constants during capture and emission, Tf <
T e , the observed hysteresis may simply be due to the fact that the charging transient
for many of the oxide traps is interupted before going to completion, not(t.) < Not. An
asymmetry in rates, but not necessarily in time constants, is the condition required
for hysteresis.
The observed hysteresis may be due to a combination of these effects, each of
which is discussed below. In the following we s11a1l use the term relaxation rather
than hysteresis in order to deemphasize any implied asymmetry in the underlying
physical mechanism, which is not a necessary condition for the observation of the
hysteresis effect.
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Figure 4.19: Fractional occupation of oxide traps g(z, t.)[l-g(z, t,.)] at various depths
as a function of time during stress and emission
4.7.1 Charging and ElD.ission Kinetics
Figure 4.19 shows the fractional occupation of a single oxide trap, g(z, t.)[l- g(x, t,.)],
at various depths from the interface as a function of time during and after a stress
period of lOms using Eqs. 4.58 and 4.59. For traps less than about IDA frOln the inter-
face, the filling transient goes to completion during the stress time and the emission
transient is symmetrical. Deeper traps, with correspondingly longer time constants,
are only partially filled during the stress period and hence the rate at which they
discharge is much less than the capture rate, leading to a long relaxation time. The
total response is the superposition of the response of traps at all depths,
qDot ito" ( ~ )LlVT(t.,t,.) = -0 1- - g(z,t.)[l-g(z,t,.)]dz
oz 0 toz
(4.99)
Equation 4.99 is integrated numerically and plotted in Fig. 4.20. The dotted line
shows the path the charging transient would take were it not interupted after t. =
10ms. The figure emphasizes the fact that the initial amplitude of the threshold
voltage shift may be very much larger than the long tail which is actually observed.
The initial discharge of fast surface states and near-interface oxide traps is very rapid
as shown in Figs. 4.20 and 4.9. This initial transient is too fast to be measured by the
test circuit described in Sec. 6.2.2, so that what is actually observed is the long-tail
portion of the emission transient in Fig. 4.20, with peak amplitude on the order of
one millivolt, which persists for periods up to hundreds of milliseconds.
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4.7.2 Time Constant Asymmetries
Differences in Capture and Emission Mechanisms
The exact model presented in this thesis is inherently asymmetrical, primarily due to
the fact that, for a given oxide trap, the capture and emission processes may occur
by different mechanisms. For example, for traps which fall into the it / cb category, if
Tot/it < Tot/cb' the capture rate will exceed the emission rate in Eq. 4.42. Even when
the capture and emission rates occur by the same mechanism (e.g. cblcb and it/cb),
the time constants in Eqs. 3.18 and 3.43 depend on energy and electric field and hence
differ during stress and relaxation. These effects are built into the exact model and
implemented in the simulation program.
Differences in Barrier Height
Small changes in the height of the tunneling barrier occur due to changes in the oxide
electric field during stress and emission as mentioned above. Larger changes in barrier
height may occur due to defect relaxation. If, after capture of an electron, the energy
of the trapped electron decreases, then the trapped electron will see a higher energy
barrier during emission than during capture. Relaxation energies of as much as 1 eV
have been observed [30]. Figure 4.21(b) shows the effect on Eq. 4.99 of an increase in
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the barrier height during emission by 1 eV, EBe = EBc + leV, with
(~)r=roexp 2y~x (4.100)
It can be seen that a IeV difference in barrier height between capture and emission
gives rise to about a factor of 10 difference in time constants, which could lead to
large hysteresis effects.
Inelastic Effects
In elastic tunneling from the conduction band (Sec. 3.4.1), the tunneling rate does
not depend on the total inversion layer charge concentration, but only on the carrier
concentration at the same energy as the trap. In this model, the carrier concentrations
do not enter into the time constant. In the trap-assisted tunneling process, the carrier
concentrations enter indirectly, through the SRH time constant Tit. However, at room
temperature and in strong inversion, this time constant is normally so much less than
the tunneling time constant, that changes in surface carrier concentration will have a
negligible effect.
In Sec. 3.4.3 it was shown that if oxide trap energies relax by multiphonon emission
following an elastic tunneling event, then the time constant depends inversely on the
(4.101)
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surface carrier concentration [Eq. 3.29]. Consider the Ir/lr component. In strong
inversion, the time constant during capture ~s given by Eqs. 4.51 and 4.84,
TJ{Z) -- Tocez /.o
eJ1Es/IcT
__ eZ / zo
a(VGs - VT )
During emission, the MOSFET is still in strong inversion and the time constant is
given by Eqs. 4.52 and 4.85,
Te(Z) _ Toeez / zo
eAEs JkT
__ eZ / zo
~{VGS - VT )
Assuming VT ~ 1V, Vas = 2V and an applied pulse of amplitude ~ = Vas - Vas =
4V, the time constant during emission is 5 times longer than during capture. From
Eqs. 4.60 and 4.61, this means that after a relaxation time equal to the stress time,
all the filled traps have not been emptied, but remain filled over a depth
,(t.) ( t. ), 0Zf - Ze = ~oln - -- zoln - = 1.oD9zo ~ 1.609A
To STo
The effect of a time constant that is an order of magnitude larger during stress than
during emission is shown in Fig. 4.21 and results in a substantial increase in the
magnitude and duration of the transient threshold voltage shift.
4.8 Dynamic Effects
It was shown above that the threshold voltage relaxation may manifest itself in the
form of hysteresis under conditions in which a MOSFET is stressed for a short time
and then allowed to relax for a longer time. In clocked circuits, a MOSFET may
be subjected to periodic gate voltage pulses. Under such dynamic stress conditions
the threshold voltage shift may exhibit a slow drift due to charging and discharging
transients which cannot go to completion during a clock period. Figure 4.22 shows
the simulated threshold voltage shift in a MOSFET stressed with 5V pulses at IMHz
with a 50% duty cycle. The curves are obtained from a generalization of Eq. 4.99,
a~ (t) = { i-?:t J~o·(tO:ll - :c)(1- e-/'T)~(e-T/'T)~(1_e-(t-nT)/'T)d:c n even
T i?at J~o.(tO:ll _ :c)(1- e-T/'T)~(e-T/'T)"21e-(t-nT)/Td:c n odd
~O.
(4.102)
where 2T is the period and n = 0,1,2, ....
This slow threshold voltage drift will eventually reach a steady state, however it
may be a source of error in certain types of analog circuits under transient or start-up
conditions, or when the amplitude of the stress voltage changes.
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Figure 4.22: Threshold voltage shift as a function of time for lMHz pulse rate
4.9 Summary
The general equation for the equivalent gate-source voltage shift due to tunnel ex-
change with oxide traps under large-signal stress can be written
~VGS = E aVGS(i/;)
it;
(4.103)
where i, j E {cb, vb, it, Ir} represent tunneling from conduction band (j = cb) and
valence band (i = vb) states, interface-state assisted tunneling (i = it) and tunnel-
ing/lattice relaxation (j = lr). The component due to oxide traps which charge by
process i during stress and discharge by process j during emission is
q Ltoe j,E2(i,;) [Z ]
aVGS(i/;)(t.,t,.) = -0 1- - + JLNSo [f(Et + q£x) - fo{Et + q£oz)]
oz 0 Et(i,i) t oz
x [1 - ~(Et + q£:c,:c, t.)] Rj(Et + q£oz,:z:, t,.)Dot(Et , x) dEt dx
(4.104)
where Dot(Et,:;c) is the density of traps with ground state energy Et at depth z from
the interface. (1 - ~) and Rj represent the charging and emission transients during
stress and relaxation respectively. In general, these may be have either first-order
(band-to-trap tunneling) or second-order (two-step process) dynamics. In a simple
first-order approximation [Sec. 3.7], as used in the simulations of Sec. 7.2.4, these
relaxation transients become
(4.105)
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RO(E t) -t/.,.o./,(E,z); ,Z, = e 0 J
The time constants during stress, Tot/i, and during relaxation, r:t/i' are evaluated
at the bias conditions during and after stress, respectively. The first-order time
constants time constants Tot/i are summarized in T'able 4.5 for each of the processes
that we ha.ve considered. The transformation E --+ Et + q£z = Et - ~ has been
used to incorporate oxide band bending. All trap el!ergies are measured upward with
respect to an origin tPc below the oxide conduction band, as shown in Fig 4.1. The
limits of integration in Eq. 4.104 depend on energy and depth and are summarized
in Tables 4.1-4.4.
Table 4.6 shows the forms of the time constants in the tunneling-limited (either
n. or P. large relative to nl and PI) and thermally-limited (n. and p. negligibly small
relative to nl and/or PI) regimes. In an NMOS transistor, the former case applies
to positive (inverting) and large negative (accumulating) stresses, while the latter
occurs for negative pulses which drive the surface into weak inversion or depletion.
Temperature dependence enters the time constants through the term exp(IlEB /kT)
for lattice relaxation and through the activateci factors nl and Pl. In the bias regions
where these terms are important - weak inversion and depletion - the carrier concen-
trations are small, so that the Boltzmann approximations of Eq. 3.53 and 3.54 are
valid. In terms of the trap energies E t , referenced to the conduction band edge E c ,
nl _ Nce(Et+q£:z:)/kT
PI N
v
e-(Et +q£z+Eo )/1cT
The strength of correlated mobility fluctuations is determined by the scattering
rate S(z). If mobility fluctuations are negligible relative to number (tllreshold voltage)
fluctuations, then Eq. 4.104 is just the threshold voltage shift. In the model of
Eq. 4.14, S(z) = So/Coz(VGs - VT) and the dependence on gate voltage vanishes.
The scattering rate So has been assumed constant, but may also depend on the trap
energy, for example if the charge character (donor-like or acceptor-lik~) of the trap
depends on energy [157]. Correlated mobility fluctuations can be incorporated into
an effective threshold voltage shift, of the form
, qt~z lt~.h( Z )aVT = - 1- -,- Llnot(E, 2:, t) dE dz
€o:If 0 E t oz
where the trapped charge Llnot is calculated in the usual manner, with an oxide thick-
ness toz , but the transformation from trapped charge to effective threshold voltage
shift uses an effective oxide thickness given by
(4.106)
For x ~ toz , correlated mobility fluctuations therefore enter the equivalent gate
voltage shift as a constant (temperature-dependent) scale factor on the threshold
voltage shift.
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The attenuation constants in the oxide, as given in Appendix B, written in terms
of the energy Et of a trap at z are
Kc{:C') - {(2~:) [4>c - Et - q&(:c - :c' )] f/2
Kv(:C') = {(2~:) [4>v + EG + Et + q&(:c _ :C')]}1/2
It = v'2 [ m;m:(Et +q£z )(Et + EG + q£z) ] 1/2
Ii m~(Et+ q£z) - m:(Et + EG + q£z)
The wavevectors in the semiconductor are
The attenuation constant It in the semiconductor bandgap is, in a two-band model
[Eq.3.95],
[2~. ]1/2kc = 1;/ (Et + q&:c)
[
-2m- ] 1/2
lev = T(Et + EG + q&:c)
Note that, since the last expression is only evaluated in the valence band (Et + q£z <
EG), the quantity inside the square root is positive.
Approximate expressions were derived for the three dominant threshold voltage
components in an NMOS transistor in strong inversion, assuming mobility fluctua-
tions to be negligible. These are summarized below for the two-step process:
Interface State/Interface State (it/it):
Interface State/Conduction Band (it/cb):
~VTit/c6= q2Dot:C~~Vozln (1+ TebOt .) ["Y+.!-.In (1+ TebOt .) +In (!:!:-)]
f'oz Titl t ,. 2 Titl t ,. TebO
Conduction Band/Conduction Band (cblcb):
( ) qDotZo { [EF - Ee ]} ( TcbOt.)~VTc6/eb t.,tr :::::: C
O2
kTIn 1+ exp kT In 1+ Tc61 tr
In this first-order approximation, the only difference between the two-step and lattice
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Table 4.5: Summary of First-Order Time Constants
(TIME CONSTANT)
INTERFACE STATE-ASSISTED (j = it)
EXACT:
[Eqs. 3.43, 3.71, 3.83]
LATTICE RELAXATION (j = Ir)
APPROXIMATION:
EXACT:
[Eq. 3.27] APPROXIMATION:
CONDUCTION BAND TUNNELING (j = cb)
[Eq. 3.18]
VALENCE BAND TUNNELING (j = vb)
[analogous to Eq. 3.18]
EXACT:
APPROXIMATION:
EXACT:
APPROXIMATION:
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(TIME CONSTANT PREFACTOR) (WKB EXPONENT)
M e2 [I£+K{O)] (1 d)
4'R"1I.3(T",Die(E.+q£z) "K2(O)K2(z) -
[Eq. B.114]
M·2 ["+K(O)] (
811'211.3Dit(Et+q£z) K.K2(O) 3-d)
[Eq. B.125]
.....L (2M.)1 /2
3q£ V
x [e(¢c - Et ) - e(<pc - Et - q£z)]
{
U3/2 ( one-band)
e(u) = u3/2 _ ~!!!l.u3/2 (two-band)
10M: Eo.
[Eq. 3.92]
{
T:·to
constant t
Titt
(during relaxation)
(during stress)
[une-AEse/leT1j(n. + nl)
+CTpe-J1Es.. /IeT e>',,/'Aev(P. +Pl)]-l
[Eq. 3.34]
eABS'JaT [ ]
a(Vos-Vx) Eqs. 4.84, 4.86
(strong inversion)
411'11 (~) 2 Ke{z)-Kc:(O)
qa'",£K~(z)",: l-exp{- ~2""I:~[Kc:(S')-Kc:(O)]}M;2 q£
(I-d) [Eq. B.33]
(3-d)
[Eq. B.73]
t t {
TebO (during relaxation)
cons an .
T ch1 (durIng stress)
411'11. (M;..)2 K,,(z)-K.. (O)
q(Tp£K~(=) m: l-e {_ A.2m:'~[K"(I!)-K"(O)J}
xp M: 2 q£
(I-d) [Eq. B.33]
(3-d)
[Eq. B.73]
t t {
TVbO (during relaxation)
cons an .
Tvbl (durIng stress)
Ac = 3:£ (2~:) 1/2 [(<Pc + qt"z?/2 _ ¢~/2]
A" = 3:£ (2:Ff /2[¢:/2 - (<p" - q£z)3/2]
[Eqs. 3.28, 3.32]
...L (2M.)1/2
3q£ V
[Eq. 3.18]
3:£ c~:r/2 [(¢" + EG+ E t + q£X)3/2
- (<Pv + EG + Et )3/2]
(analogous to Eq. 3.18)
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relaxation processes is their time constants. Thus, the above equations also apply to
lattice relaxation with the substitutions
it ~ lr
eAEB/kT
a(VGS - VT )
e~EB/IcT
a(VGS - VT)
4.9. SUMMARY
Table 4.6: Limiting Forms of Time Constants Tot/i(Et,:c)
123
TUNNELING-LIMITED THERMALLY-LIMITED
MECHANISM (n. >- ps,nl,Pl) (n.,p. ~ nl,Pl)
(inversion/ accumulation) (weak inversion/depletion)
INTERFACE
STATE- To(Et , Z )e~(Et, z) 1v(O"nonl+upoP1)
ASSISTED
(it)
LATTICE
RELAXATION
eAEsc/IcT eAc(Et,z) eAc(Et,z)
tTnvns v(Unnle-ilEsc/kT
(lr) +upPle-ilEB,,/lcTe>",,/>..c)
CONDUCTION
BAND To(Ee, z )e~(EtJz) To(Et , Z )e~(Et.z)
TUNNELING
(cb) (temperature-independent)
VALENCE
BAND To(Et, Z )e.\(Et.z ) 'To(Et , Z )e~(Et.z)
TUNNELING
(vb) (temperature-independent)
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Chapter 5
Dielectric Relaxation in
Capacitors
5.1 Introduction
Capacitors, as well as transistors, in analog circuits are frequently subjected to large-
signal voltage excursions during which charge may be exchanged with oxide traps by
tunneling. If this trapping produces threshold voltage relaxation in MOSFETs then
it is reasonable to elCpect that similar phenomena should be observable in integrated
circuit capacitors. This chapter investigates the consequences of interfacial tunneling
in capacitors, applying the theory developed in Chapters 3 and 4. The analysis of
capacitors is greatly simplified by two distinguishing features; first, since the plates
are either metal or degenerately doped material, the Fermi level lies within the con-
duction band and moves negligibly with voltage and temperature. Thus, only the
cblcb component derived in Chap. 4 contributes to the charging and discharging of
oxide traps. Secondly, since there is no current flow, there is no contribution due to
mobility fluctuations.
When a voltage is applied across a dielectric, several types of charge motion take
place as discussed in Chap. 2. First there are the electronic and ionic polarizations
which are virtually instantaneous at electrical frequencies and comprise the usual
dielectric constant. A capacitor which contains only these components is essentially
"ideal" and when subjected to a voltage step V through a resistance R, the normal
displacement current is given by
I = ~ exp ( - ;C)
For typical integrated circuit values as used in our measuremen.ts, e.g. R = IOn and
C = lOOpF, the current decays to e-1 of its initial value in Ins.
In a nonideal capacitor which has a finite resistance there will also be an instan-
taneous conduction current of small magnitude. This may be due to ionic conduction
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in some materials such as glass [162] or to electronic conduction if carriers are in-
jected across the potential barriers at the contacts. These contributions are normally
negligible in device-grade capacitors under normal circuit voltages so that the total
charging current decays to an insignificant level on the order of a nanosecond.
In real capacitors there is, in addition to the large initial charging current and
the small steady state conduction current, a component of intermediate magnitude
which decays very slowly, persisting for times many orders of magnitude larger than
RC. This is sometimes referred to as the anomalous current, although this term is
really is misnomer since polarization is the very essence of a dielectric and the fact
that some of these processes have time constants in the electrical frequency range
should hardly be considered as an aberration. The better and more widely used term
is dielectric relaxation, which r~fers to the time delay required for the polarizations
to form after a step change in electric field, or dielectric absorption since this delay
results in a storage of energy in the dielectric which is not immediately accessible to
the outside world.
Relaxation effects can also be observed when a capacitor that has been charged
to a voltage for a prolonged period of time is suddenly short-circuited. In addition to
the usual impulsive discharge current, there is a current component of intermediate
magnitude which decays with a very long tail, which is frequently referred to as a
depolarization current. The same mechanisms appear under AC excitations in the
form of dielectric losses and dispersion of the dielectric constant.
In circuits, the effects of dielectric relaxation usually manifest themselves in the
form of voltages rather than currents. Consider a capacitor, e.g. in a sample-and-hold
circuit, which is charged to a fixed voltage for some period of time, then momentarily
short circuited as shown in Fig. 1.3. An ideal capacitor which is subsequently open-
circuited will remain at zero volts. Due to dielectric relaxation however, a potential
difference will develop across the plates of a nonideal capacitor. This voltage, which
is always of the same polarity of the original charging voltage, is known as a recovery
voltage.
Dielectric relaxation has long been recognized as a source of error in sample-and-
hold circuits, analog computation and charge-redistribution analog-to-digital conver-
SiClii circuits. There have been many studies of the effects of dielectric absorption
on circuits, on compensation techniques and on empirical modeling [163, 164, 165,
166, 167, 168]. Dielectric relaxation has been studied in glasses [169, 170J, oxides
[171,172,173,174] and polymers [175,176,177,178,179,180]. There has been rela-
tively little work, however, on dielectrics such aE Si02 and Si3 N4 of interest to silicon
integrated circuits [181, 182]. Previous studies have focused on absorption currents,
at long times and often under high voltage conditions with DC currents flowing in
the insulator.
A recent study by Fattaruso et al [166] makes a significant contribution toward the
lack of experimental data on insulators relevant to MOS technologies and the effects of
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dielectric relaxation on circuit performance. Asymptotic recovery voltages in typical
integrated circuit capacitor structures, expressed as a fraction of the stresa voltage,
were found to range from 20ppm in thermal Si0 2 to lOOOppm in nitrided Si0 2 • The
levels were also found to depend on the material used for the plates. Experiments and
simulations, using Dow's model [Fig. 5.1], on charge-redistribution AID converters
showed that dielectric relaxation causes a shift in the code transition voltages which
decreases with increasing delay between a sudden input transition and the conversion.
For a 5""8 delay, the code transition voltage error is on the order of 0.01% of full scale
for a 5V input step. This study did not, however, suggest a physical mechanism for
the dielectric relaxation.
The present study complements the work of Fattaruso et al, which focused on
circuit modeling, by focusing on the physical mechanism responsible for dielectric
relaxation at time and voltage scales relevant to analog circuit operation. We have
previously suggested interfacial tunneling as a possible explanation for relaxation ef-
fects in MOS dielectrics [62]. In this chapter w,e apply the tunneling theory developed
in the previous two chapters to the analysis of dielectric relaxation in capacitors. In
particular, we derive expressions for the recovery voltage as a function of charging
voltage and the duration of the stress, discharge and relaxation intervals. In Chap-
ter 7, simulation results using the tunneling model are compared with experimental
data taken from capacitor structures with conventional and nitrided Si02 dielectrics
from the same processes used in Ref. [166].
5.2 Empirical Models
It has been known for nearly a century that the decay of absorption currents with
time follows, virtually "universally" [183], the Curie-von Schweidler law,
I(t) = A(T)t-n (5.1)
where A(T) is temperature dependent and n ~ 1 [179, 178J.
A relaxation process characterized by a single time constant can be shown to have
a complex dielectric constant of the form [184]
e* (w) = f' ( w) - je"(w )
where
(5.2)
(5.3)e"(w)
f. - foe
€'(w) - €oo + 1 + w2r 2
WT(€. - €oa) 2 2l+w T
and f. and foe are the static and optical frequency (1010 - 1012 sec-I) dielectric
constants, respectively. Equations 5.2 and 5.3 are known as the Debye equations since
they were originally derived by Debye based on a model of molecular polarization.
~(t)
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Figure 5.1: Dow's model for dielectric absorption in a capacitor.
Real dielectrics, however, differ substantially from this model. By curve fitting
measured data, Cole and Cole [185, 186] found that the dielectric constant could be
better approximated by the empirical expression:
*( (Eo - Eoo )
f w) = fOCI + 1 · 1+ 1WTo -0
No physical mechanism was offered to explain this result ..
An empirical model for a capacitor has been presented by Dow [168] which incor-
porates a distribution of time constants as found in real materials,
C*(W) = COCI + t 1 ?~ C
_=1 + JW Ie Ie
where the O/c's and Ric's are fitted to the capacitor in question over an appropriate
range of frequencies. This model is useful for circuit applications because, unlike that
of Cole and Cole, it can be synthesized with a finite number of lumped elements as
shown in Fig. 5.1. Dow's model has been used to fit data from a variety of integrated
circuit capacitor structures [166, 161].
Despite the success of these empirical modeling efforts, the physical causes of
dielectric relaxation are still not completely understood. A number of mechanisms
have been suggested, the most important of which are reviewed below.
5.3 Mechanisms
Dipolar Orientation
The traditional and best known explanation for dielectric relaxation is due to the
orientational polarization of dipoles. This mechanism was first proposed by Debye,
who applied it to the orientation, in an electric field, of polar groups in liquids [23]. In
solids, dipoles may arise from point defects [187] which require some time to change
state due to a particle passing over a potential barrier (177]8
For a sufficiently wide distribution of relaxation times, dipole relaxations can ac-
count for the observed time dependence given by Eq. 5.1 [185, 186]. rfheories based on
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dipole relaxation predict an absorption current which is linearly proportional to field
and thermally activated. If the dipoles are distributed homogeneously throughout
the insulator, the absorption current at constant electric field is independent of the
dielectric thickness [179]. If, however, there is an enhanced denfjity of dipoles near the
interfaces, which may result from contamination or oxidation conditions, the current
varies inversely with thickness. The absorption currents in response to positive and
negative charging voltages should be mirror images [179].
A dipolar polarization has been found to occur in phosphosilicate glass films ob-
tained by exposing thermally grown Si02 to a phosphorus diffusion cycle [26, 188].
It is doubtful that an adequate concentration of polar groups exist in pure Si02 in
sufficient quantities to cause the observed relaxations. As explained in Sec. 2.1.2,
dipole relaxations occur too slowly to explain the experimental results at llLs-lms
time scales relevant to most analog circuits.
Charge injection resulting in trapped space charge effects
Electrons which are injected into the insulator from the contacts during stress can
become trapped in defects distributed throughout the insulator bulk, leading to a
buildup of uncompensated space charge. The buildup of this space charge \\rithin
the insulator modifies the potential and decreases the electric field near the cathode,
leading to a decay of the injected current with time which can be shown to follow
a power law of the form Eq. 5.1 [189]. Various models based on this space-charge
limited current flow have been proposed [175,171] and this mechanism is believed to
be responsible for absorption currents in polymers [178]. The field, temperature and
contact dependence depend on the specific injection mechanism at the barrier which
may occur by Schottky emission [176, 190, 180], Fowler-Nordheim tunneling or power
law injection [178].
When a capacitor which has been charged at a high voltage for a prolonged period
is suddenly short-circuited, electrons can be emitted from traps by a thermally acti-
vated process into the insulator conduction band from which they drift toward the
electrodes. The potential in the insulator during the discharge period is controlled
by the space-charge. Variations of this basic mechanism have been used to explain
depolarization currents in thermally grown Si02 [181] and Ta20S [172] films. It has
been suggested that discharge currents in Ti02 are due to the emission of electrons to
the insulator conduction band from traps localized near the interface with the positive
electrode [173].
Space charge effects resulting from the injection of carriers into the oxide conduc-
tion band are assumed to be unimportant at the bias levels relevant to analog circuits
where injection, and hence space-charge buildup, are negligible.
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Electrode polarization
In imperfect dielectrics such as glass, conduction is largely due to the migration
of ions in an electric field [162, 169, 191, 170]. Ionic drift may also occur in MIS
insulators due to ionic contamination [21, 22, 188]. If the electrodes form blocking
contacts, then this ionic motion causes a buildup of positive and negative charges at
the negative and positive contacts respectively. The buildup of space charge at the
contacts distorts the potential [189], resulting in a polarization current that decays
with time. This electrode polarization effect has been used to explain absorption
currents in electrolytic materials [162, 169, 192].
The absorption current due to electrode polarization depends linearly on the elec-
tric field and is thermally activated [169]. Clearly, the effect is strongly dependent
on the electrode material, particularly the degree to which carriers are blocked or
discharged [192] at the contacts. The thickness dependence is uncertain, but has
been reported to be quadratic at constant field [178]. The charging and discharging
currents are mirror images.
Electrode polarization is important primarily in glasses and other materials that
behave as electrolytes. It can be assumed unimportant in uncontaminated device-
grade oxides at time scales which are sufficiently short for ionic drift to be negligible.
Hopping between localized states
The hopping of a charge carrier between two localized potential wells has been shown
to be indistinguishable from a dipole [193, 194, 195, 183]. In addition, it is possible
for hopping conduction to occur between multiple localized states. If one assumes
a random array of defect centers, this this leads to a wide distribution of relaxation
times arising from the distribution of tunneling distances between trap sites. This
mod.el predicts that absorption currents should be linearly proportional to field and
thermally activated [179]. In addition, the currents at constant field are independent
of insulator thickness, independent of the electrode material and symmetrical for
postive and negative voltages [179].
We shall assume that oxide traps are sufficiently far apart that tunneling transi-
tions between them are improbable, and justify this assumption based on the data in
Chap. 7.
Interfacial tunneling
A model for absorption currents due to the tunneling of electrons between metal
electrodes and near-interface oxide traps was first proposed by Cherki et al [174J.
Wilcox [196] later identified and corrected an error in this analysis and calculated
absorption currents for the special case of traps distributed exponentially in energy
and space. Wintle [197] extended t,he analysis to the case of a discrete trap energy
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level and provided formulas for the absorption current and the dielectric constant
and loss valid for low applied fields (q£z <.g: kT). The tunneling model was found to
be in reasonable agreement with experimental results on Ta20s [174, 196J but was
inconsistent with data on polymers (e.g. PET) [178]. The tunneling model has not
yet been applied to insulators of importance to silicon integrated circuits, e.g. Si02
and SiaN4 • In contrast to all of the other models discussed above, tunneling is not
thermally activated, consistent with the very weak temperature dependence of our
data.
A general tunneling model is derived in the following section, using the theory of
Chapters 3 and 4. A new analysis is presented which focuses on the recovery voltage
that develops across a capacitor as a function of time and voltage.
5.4 Trapping Theory
In this thesis, dielectric relaxation is measured by the following sequence, as shown
in Fig. 1.3:
1. Charge; the capacitor is charged to a fixed voltage v;, for a period of time t•.
2. Discharge; both plates are grounded and the capacitor is allowed to discharge
for a period td.
3. Float; the top plate is open-circuited and the recovery voltage ~ that develops
across the plates is monitored as a function of the relaxation time t p , measured
from the end of the discharge period.
Figure 5.2 shows energy band diagrams for a capacitor with metal plates and
a distribution of traps in the dielectric near the interfaces. It is assumed that the
insulator is sufficiently tllick that tunneling transitions occur only between an oxide
trap and the adjacent electrode. When a voltage v;, > 0 is applied to the top plate as
shown in Fig. 5.2(b), empty traps at the bottom plate are lowered below the Fermi
level where they can capture electrons while filled traps adjacent to the top plate rise
above the Fermi level and emit electrons. When both capacitor plates are grounded,
as shown in Fig. 5.2(c), filled traps rise above the Fermi level at the bottom plate and
empty traps fall below the Fermi level at the top plate. If insufficient time is allowed
for the trap occupancy to reach equilibrium during the discharge period, electrons
will continue to flow out of traps to the bottom plate and into traps from the top
plate during the fioat period [Fig. 5.2{d)]. In order to show how this tunneling action
causes a recovery voltage to develop across the plates, we first consider an impulse of
trapped charge Llnot(Et , ~J O)LlEtLlz (cm-2 ) in oxide traps near the interface with the
bottom plate, with energies in a range AEt around E t and localized in depth between
x' = z and z' = x + Llz. The total response will then be calculated by superposition.
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Figure 5.2: Energy band diagrams corresponding to dielectric relaxation measurement
sequence: (a) initial (b) charge (c) discharge (d) float.
It was shown in Chap. 4 that the threshold voltage shift was independent of
whether the traps were acceptor-like or donor-like. The same is true for the recovery
voltage in capacitors, although the argument is not quite as obvious as Eq. ?1. In
the following section we assume acceptor-like traps, i.e. neutral when empty and
negatively charged when occupied by an electron. Appendix F treats the case of
donor-like traps and shows that the results are identical.
5.4.1 '!rapping from the BottolIl Plate
Positive Stress
When the charging voltage is positive, acceptor traps near the interface with the
bottom plate fill with electrons during stress, becoming negatively charged. When
the capacitor is short-circuited, these trapped electrons induce positive image charges
on the plates in such a way as to make the total voltage drop across the
capacitor equal to zero. Most of this charge will be imaged on the bottom plate,
which is closer, but some positive charge Q,. (Coul cm-2 ) will be induced on the
top plate as well. When the top plate is opened, this positive image charge, enclosed
within dotted lines in Fig. 5.3(a)(i) is isolated and cannot change. Figs.5.3(a)(ii)-(iv)
show plots of the charge density, electric field and potential in the oxide at t,. = 0+,
immediately after the short-circuited capacitor is opened. Since the voltage across
the capacitor cannot change instantaneously, the voltage across the capacitor is zero
and the electric field lines, which have their source on positive image charges on the
plates, all terminate internally on trapped electrons. As the trapped charge leaks out
to the bottom plate by tunneling, electric field lines originating on the top plate begin
to penetrate all the way through the dielectric and a voltage develops.
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Figure 5.3: (i) Acceptor traps filled by tunneling from the bottom plate durine-; positive
stress, and plots of (ii) charge density (iii) electric field (iv) potential in the oxide.
(a) Immediately following discharge period [tr = 0+] (b) Float period [t,. > 0].
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The recovery voltage can easily be calculated with the aid of Fig. 5.3. The con-
tribution 5£(z', t,. = 0) to the electric field produced by the initial trapped charge
distribution at depth ~, = z and energy E t is, from F~g. 5.3(a)(iii),
(5.4)
(5.5)
Since the voltage across the capacitor cannot change instantaneously, 5Y;.(t" = 0+) =
SY;.(t,. = 0-) = 0, where 5Y;.(0+) = SV(toz , 0+) - 5V(O, 0+). The variation of the
potential in the oxide subject to this initial condition is therefore
5 (' ) _ { - ~:: [qLlnot(Et, z, O)LlEtLlz - Q,.] 0 < ~' < z
V z ,0 - _~:. e::=.~) [qanot(Et,~,O)LlEtLlz - Q,.] ~ < z' < toz
Because the charge on the top plate is fixed, the electric field, and hence the slope
of the potential, remain constant for :z; < z' < t oz • However, as electrons tunnel out of
oxide traps to the bottom plate, the electric field and hence the slope of the potential
decrease for 0 < z' < :z; as shown in Fig. 5.3(b). More precisely, the electric field and
potential vary with the relaxation time t.,. as
S£(z', t.,.) =
5V(1J', t.,.)
{
~~., [qLlnot(Et,~, t.,.)LlEt6.z - Q.,.) 0 < z' < z
-~ z < z' < f oa~o.
{
- .::~ [qLlnot(Et, z, t,.)~EtLlz - Q,.]
- - e:. {[qLlnot(EtJ:I:, t.,.)6.Et ilz - Q.,.)
+ =;:= Co.z_z) [qLlnot(Et,~,O)aEtLlz - Q,.J}
(5.6)
o< x' < ~
(5.7)
z < x' < t oz
where the second equation has used the fact that Q.,. = t:.. qli.not(Et , x, O)dEtdx
or alternatively, by noting that the electric field for z < z' < t oz is the same in
Figs. 5.3(a)(iii) and (b)(iii). A recovery voltage 5Y;.(Et ,z,t.,.) = SV(toz,tr) -5V(O,tr)
develops across the plates as shown in Fig. 5.3(b)(iv). This voltage will increase as
trapped charge tunnels out, eventually saturating when all the traps are empty. From
Eq.5.7,
qz5~(t,.) = -[~not(Et,Z,O) - Llnot(Et,z,t,.)]LlEt .6.z (5.8)
€oz
The trapped electron concentration at the beginning of the float period, Llnot(Et , x, 0)
is the result of charging the traps for a stress period of duration t. and emission during
a short-circuit period tel. We can use the results derived for the cblcb component in
Chap. 4. None of the other components contribute because the plates are degenerate,
with the Fermi level in the conduction band and effectively immobile. From Eq. 4.32,
D.not(Et , 2:,0) = Dot(Et , z )[f(Et + q£x) - faCEt + qEoz)]
x {I - exp[-t.jTot/cb(Et + q£ox,:z: )]} exp[-tdjr:t/cb(Et + q£z, 2:)] (5.9)
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with f and 10 given by Eqs. 3.75 and 3.76. Tot/cb and T:t/cb are the time constants
during stress and during emission, respectively, given by Eq. 3.18. This initial trapped
charge distribution decays during the float period as
(5.10)
'l'he time constant r:t during the float period is assumed equal to its value during the
discharge period. Strictly speaking, this is not exactly true because the development
of a recovery voltage causes a small difference between the electric field across the
oxide during the discharge and float periods. However, since the recovery voltage
is only a very small percentage of the original charging voltage ~, and since the
field dependence of the time constant is weak, this approximation results in negligible
error.
By superposition, the total recovery voltage ~b due to trapping from the bottom
plate, is obtained by substituting Eqs. 5.9 and 5.10 into Eq. 5.8 and integrating over
energy and depth:
~b(t,.) _ fot- fo</ie 5v,,(Et,:z:, t,. )dEtd:z:
_ ..!L roe (</ie' :z:[f(Et + q£:z:) - faCEt + q£o:z:)]Dot(Et,:z:)
€oz 10 10
X [1 - exp( -t,/Tot/cb(Et + qt'z, z ))] exp( -td/r:t/cb(Et + q£ox, z))
X {I - exp[-t,./T:t/eb(Et + qEoz, ~ )]}dEtdz (5.11)
where the integration extends from the bottom of the silicon conduction band to the
Si0 2 conduction band. For ~ > 0, feEt + q£:v) - fo(Et + qcox) > 0 so that ~b > 0,
as shown in Fig. 5.3(b)(iv).
Negative Stress
Traps rise relative to the Fermi level at the interface during stress with a negative
voltage and emit electrons, becoming neutral. During the short-circuit period these
traps are lowered below the Fermi level and begin to fill with electrons. Provided that
td is shorter than the longest trap time constant, some of the traps remain empty at
the beginning of the fioat period (t" = 0) as shown in Fig. 5.4(a)(i).
Since they are initially neutral, the electric field and potential due to these traps
are zero at t,. = 0 and there is no charge on the plates. As traps fill during the float
period, an electric field builds up in the dielectric. Since the charge on the top plate
is isolated, it remains zero and the field is therefore non-zero only for 0 < X' < x, as
shown in Fig. S.4(b)(iii). It is clear from the Fig. 5.4(b)(iv) that the contribution of
these traps to the recovery voltage is
(5.12)
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Figure 5.4: (i) Acceptor traps emptied by tunneling to the bottom plate during
negative stress, and plots of (ii) charge density (iii) electric field (iv) potential in the
oxide. (a) Immediately following discharge period [t" = 0+] (b) Float period [tr > 0].
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The filling of the traps is governed by
137
(5.13)
where -Llnot(Et,:c, 0) = A.pot(Et,:I:, 0) is the density of empty traps at tf" = 0 and
Llnot(Et,:I;,O) is the change in the density of filled traps which occured during the
stress and discharge periods, given by Eq. 5.9.
Equation 5.13 simply states that as t,. -+ 00, all of the traps which were emptied
during the stress period will be refilled. Substituting Eq. 5.9 in Eq. 5.13,
anot(Et,a;,t,.) = -Dot(Et,z)[f(Et + q£z) - faCEt + qt:oz)]
x {I - exp[-t./Tot/c6(Et + q£z, z )]} exp[-td/T:t/c6(Et + q£oz, z)]
x {I - exp[-t,./r:t/cb(Et + q£o~, :c)]} (5.14)
From Eqs. 5.12, 5.13 and 5.14 it is clear that the recovery voltage is again given by
Eq. 5a11 and is negative since feEt + q£z) - faCEt + q£o~) < 0 for ~ < o.
In Appendix F it is shown that Eq. 5.11 also holds for donor-like traps. Equa-
tion 5.11 is therefore a general expression for the recovery voltage due to charge
trapping from the bottom plate and can be integrated n,umerically for an arbitrary
trap distribution.
It is apparent from Eq. 5.11 that, if the time constauts during and after stress are
equal (Tot/cO = T:t / cb ) and the trap distribution is uniform around EF, the recovery
voltage will be symmetrical with respect to postive and negative charging voltages.
More will bf~ said about this issue later.
584.2 Trapping froIn the Top Plate
We now consider the effects of tunnel exchange with the top plate. In order to
emphasize the symmetry of the problem, we redefine the z axis in this section with
its origin at the top plate, as shown in Fig. 5.5
Positive Stress
When subjected to a positive charging voltage, traps at the top plate rise relative
to the Fermi level at the interface and emit electrons. These empty traps capture
electrons during the discharge and float periods, becoming negatively charged as
shown in Fig. 5.5(b)(i). The analysis parallels that of Fig. 5.4 and the contribution
to the recovery voltage is easily seen from Fig. 5.4(b)(iv) to be
8v:t = ql1not(Et, X, t".)l1Et l1z X
.,. €oz
(5.15)
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Figure 5.5: (i) Acceptor traps emptied by tunneling to the top plate during positive
stress, and plots of (ii) charge density (iii) electric field (iv) potential in the oxide.
(a) Immediately following discharge period [t,. = 0+] (b) Float period [t,. > 0].
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with Llnot(Et , z, t,.) given by Eq. 5.14. Integrating over energy and depth, the recovery
voltage has the same form as Eq. 5.11 except for a minus sign,
v;.t(tr) = _!L r"e rtl>e :z:[f(Et + q£:z:) - fo(Et + q£o:Z:)]Dot(Et I :z:)
foa: 10 10
x {I - exp[-t./Tot/cb{Et +qt:z, z )]} exp[-td/r:t/eb(Et + qt:oz, :v)]
x {I - exp[-t,./r:t/c:b(Et + qeoz, z)]}dEtdz (5.16)
Since f(Et + q£z) - fo(Et + q£oz) < 0 for v;, > 0, the recovery voltage v;.t is positive
as apparent from Fig. 5.5(b)(iv).
Negative Stress
For a negative charging voltage, traps adjacent to the top plate fill during stress,
becoming negatively charged, as shown in Fig. 5.6{a)(i). During the discharge and
float periods, they emit electrons, becoming neutral as shown in Fig. 5.6(b)(i). The
charge enclosed by the dashed lines in Fig. 5.6 is isolated when the plates are open-
circuited so that the field for z < z' < toz is fixed. The contribution to the recovery
voltage is, from Fig. 5.6(b)(iv),
(5.17)
which is just the Ilegative of Eq. 5.8. Substituting for ilnot(Et , z, 0) and Llnot(Et , x, t,.)
flom Eqs. 5.9 and 5.10 and integrating, the result is again given by Eq. 5.16. Since
f(Etq£z) - fo(Et + q£o~) > 0 for v;, < 0, v;. < 0, consistent with Fig. 5.6(b)(iv).
Thus, Eq. 5.16 represents the recovery voltage due to trapping from the top plate, for
either polarity of charging voltage. Appendix F demonstrates that the result holds
regardless of whether the traps are acceptor- or donor-like.
The total recovery voltage is obtained by summing Eqs. 5.11 and 5.16,
(5.18)
It has been shown above that both contributions are positive for v;, > 0 while both
are negative for ~ < o. Thus, the contributions from the bottom and the top plate
superpose constructively and recovery voltage is the same polarity as the charging
voltage.
5.5 Model
The recovery voltage can be calculated exactly by evaluating Eq. 5.18 with Eqs. 5.11
and 5.16. In this section we seek a simplified model subject to the following approx-
imations
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2. Rectangular tunneling barrier with a time constant independent of energy and
electric field
Tot/cb(Et,z) - Tot(Z) = TOCeXp(zjzo)
T:t/cb(Ee,z) - T:t(Z) = ToeeXp(Z/zo)
(5.19)
(5.20)
where Zo = 1i/2J2m*(cPe - E). We continue to allow for differences in the time
constant prefactors Toc and Toe during and after stress.
3. Step approximation to the Fermi functions [Eq. 4.53].
In this case, since we are dealing with metal electrodes, the step function ap-
proximation should be better than in the case of a MOSFET because the Fermi
level is in a band where the density of states is large.
Assuming E FO = EF for degenerate plates, the third assumption implies
{
-I -q£z < Ee < q£oz
f(Ee + q£z) - fo(Et + qeo~) = 1 -q£oz < Ee < -q£z
o otherwise
(5.21)
For tunneling from the bottom plate, the first inequality holds only for v;, < 0 and
the second holds only for v;, > o. For tunneling from the top plate, the first inequality
holds only for v;, > 0 and the second holds only for v;, < O.
With these approximations, Eq. 5.11 becomes, for either polarity of v;"
v;.b(it') ~ q2Dot v;. r- Z2 [1 _ e-t./r",(z)]e-t4/r:.(z)[1 _ e-tr/r:.(z)]dz (5.22)
€ozt02 10
_ q2Dot v;, r.... z2 {[I _ e-t./r..t(Z)]e-t4/r:t(z)
€oztoz 10
- [1 - e-t./r...(z)]e-(t4+tr )/r:.(z)} dz (5.23)
where Iv;,I = (1£1 - IEol)toz is the voltage applied across the oxide during stress.
With degenerate plates, all of the voltage is dropped across the oxide so that the
recovery voltage is directly proportional to the change in voltage. Applying Eqs. 5.21
to Eq. 5.16, the recovery voltage due to the top plate v;. t is given by an equation
of the same form as Eq. 5.23. The trap densities and time constant prefactors may,
however, differ for the two plates if they are different materials.
As in Chap. 4 we begin with a simple analysis to gain intuitive understanding and
then proceed with a more rigorous evaluation of the integral in Eq. 5.22.
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5.5.1 Simple Analysis
In this section we undertake an approximate solution for the recovery voltage in order
to gain intuition into the general features of the voltage and time dependence. Recall
that one factor of z in Eq. 5.23 arises from the fact that, unlike the threshold voltage
shifts, the recovery voltage is due to image charges induced on the opposite plate from
which the trapping occurs. This image charge increases proportional to the depth ~
of the trapped charges from the interface. The second factor of:c arises, as in the it/cb
component of the threshold shifts, from band bending in the oxide which causes the
energy range of traps that are lowered below the Fermi level during stress to increase
proportional to the depth of the traps from the interface.
Figure 5.7 shows the distribution of trapped charge in the oxide at various times
during the dielectric absorption measurement sequence, using the approximation of
Eqs. 4.58 and 4.59. In this approximation, traps fill during stress to a maximum
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depth of zoln(t./Toc:) as shown in Fig. 5.7(a). After a discharge time td J this filled
trap distribution empties to a depth of approximately :Co In(td/roe) , as shown in .
Fig. 5.7(b). It has been assumed that t. ~ tel, as is usually the case in practice,
so that a rectangular approximation to the distribution is valid. Thus, the first
term in the integrand of Eq. 5.23, which is represented in Fig. 5.7(b), is approx-
imately unity over the range zoln{td/Toe) < Z < ~oln(t./Toc) and ze.ro elsewhere.
The recovery voltage is due to the decay of this initial charge distribution during
the relaxation time t,., as described in Sec. 5.4. After a time 0 < t,. < t. - tel,
the second term in Eq. 5.23, represented by Fig. 5.7(c), is approximately unity for
zoln(t,. + td)/Toe ] < z < zoln(t./Toc ). The recovery voltage is proportional to the
difference between the first term [Fig. 5.7(b)] and the second term [Fig. 5.7(c)],
which is approximately unity for zoln(td/Toe} < Z < zoln((t,. + td)/Toe ]. When
t,. + td ~ t. all the filled traps in Fig. 5.7(c) have emptied so that the integral is
unity for zoln(td/Toe) < Z < zoln(t./Toc ) and the recovery voltage saturates. With
these considerations, Eq. 5.23 can be approximated as
where
Thus,
(5.24)
The saturation value of the recovery voltage increases with stress time as In3 (t.) and
decreases with discharge time as In3 (td). The absorption current obtained from the
above expression is, for td <t:: t,. ~ t.,
In the case of low fields (£ < 1 x 105 V/ern) this agrees with the result of Wilcox [196J
obtained by a much more complicated derivation.
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5.5.2 Exact Analysis
We now integrate each of the terms in the integrand of Eq. 5.22 exactly.
l{.(t,.) = q2Dot~ r t- :z:2[e-t"lr:.(z) _ e-(t./ro.(m)+t,,/r:,(z» _ e-(t,,+t.. )/r:.(z)
Eoztoz 10
+ e-[t.I"'ot(z)+(tlll+t.)/",:,(z)]ldz (5.25)
We require the integral,
(5.26)
with
r(z) = Toexp(z/zo)
In order to simplify the integration, we first evaluate the integral
_ dI = rto. :z:2e-tlrd:z:
dt 10 T
where T = To exp(z / ~o). Changing the variable of integration from z to r,
dI 31.,.(toe > 2 T -tIT dr
- - = z In -e -dt 0 To To r 2 (5.27)
With the substitution 1L = tlr, Eq. 5.27 becomes
~~ - ~~ {In2 (;0) Loo e-udu - 2ln (:0) ~oo In ue-udu
+ Loo ln2 ue-Udu} (5.28)
Generally, To ~ 10-10 second and r(toz ) "'J 1026 years for a lOOA oxide, so that for the
time scales of interest, the limits of integration can, to excellent approximation, be
replaced by tiro = 00 and t/r(toz ) = o. The second integral in Eq. 5.28 is a standard
form [198] Loo In ue-udu = f/(l) = -"(
wh.ere r is the gamma function and / = -0.57721 is Euler's constant. The third
integral can be b01j.~ded by separating the integration limits into two intervals [196]
100 e-UIn2 udu < Ll ln2 udu +100 u 2e-U du
since e-U < 1 for 0 < 1L < 1 and u > In u for 1 < U < 00. Using [199, 200]
Iol ln2 udu - 2
100 u 2e-U du 5 5- ----
e 2.718
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Equation 5.28 can be written,
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(5.31)
_ dI = z~ {ln2 (!..) + I.154ln (!-) + 5}
dt t To To
where 5 < 3.84. Since To "J 10-10s, for the time scales of interest, (t > 10-6 s), the
ln2(t/To ) term dominates and
_ dI ~ z: In2 (!..)
dt t To
The original integral, Eq. 5.26 is then
r- z2e-t/T'dz ~ _ z:ln3 (!..) + C (5.29)10 3 ~
where C is a constant of integration. Substituting Eq. 5.29 in Eq. 5.25 and using
Eqs. 5.19 and 5.20, the recovery voltage is
v;.(t) = q2 Dotz:v;. {ln3 (td + tp ) _ln3 (.!!.. + td + t,,)
3€oztoz Toe Toc Toe
+ In3 (.!!.. + ~) _1n3 (!!!..)} (5.30)
Toc Toe Toe
This equation is the main result of this chapter. It is well behaved at t,. = 0, where
v;.(t,. = 0) = 0, even though the analysis is strictly valid only for t,. »To • At very
long times, the recovery voltage saturates at
( ) 3 ( t. ttl ) 3 ( tel )v;. t,. -+ 00 = In - + - - In -
Toc Toe Toe
It is easily verified that Eq. 5.30 reduces to the approximate result, Eq. 5.24, in the
appropriate limits.
5.6 Summary
In this chapter it has been shown that:
• The recovery voltage is given by the sum of contributions from the bottom plate,
given by Eq. 5.11 and from the top plate, given by Eq. 5.16. These contributions
superpose constructively. This result is valid for both acceptor-like and donor-
like oxide traps .
• An approximate expression for the recovery voltage, in the case of a uniform
trap distribution, is given by Eq. 5.30. This equation applies equally well to
the top and bottom plates. The recovery voltage is directly proportional to the
charging voltage v;. and varies as In3 (time).
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• For a symmetrical capacitor structure, the recovery voltage for positive and
negative stress voltages will always be symmetrical and of the same polarity
as the charging voltage. In the case of an asymmetrical capacitor structure,
for example one in which trapping occurs from only one plate, it is clear from
Sec. 5.4 that the positive and negative recovery voltages will still be symmetri-
cal provided that the trap distribution is uniform and the time constants during
capture and emission are equal. However, if trap densities are nonuniform so
that the change in trap occupancies during positive and negative charging volt-
ages differ or their filling and emptying rates differ, then asymmetrical behavior
will result.
• It is clear from Eq. 5.30 that, for constant electric field f, = Vp/toz , the recovery
voltage is independent of the oxide thickness. Thus, the relative error lI;./Y;,
increases with decreasing toz at constant £. This differs from the trapping-
induced threshold voltage shifts, which scale with toe so that the relative error
is independent of oxide thickness at constant electric field.
• The temperature dependence is contained in the Fermi functions in the inte-
grands of Eqs. 5.11 and 5.16. As in the case of threshold voltage relaxation,
the temperature dependence will depend strongly on the energy distribution of
oxide traps. Since the Fermi distribution spreads towards higher energies with
increasing temperature, it is expected that the recovery voltage will be rela-
tively independent of temperature for a uniform Dot, increase with temperature
for a Dot which increases with energy, and decrease with temperature if Dot
decreases with energy.
In Chapter 7, simulation results, using the models derived in this chapter, will be
presented and compared with experimental data.
Chapter 6
Measurement Techniques
6.1 Introduction
Measurements of relaxation effects in MOS transistors and capacitors must achieve
two objectives:
1. The emulation, as closely as possible, of the operating environment of typical
analog circuit applications.
2. The isolation of charge trapping effects from contributions due to other sources.
The first goal is important because, ultimately, we are interested in the impact of
relaxation effects on circuit performance. Many device studies are conducted in bias
regions outside the ranges of interest to circuit operation and there is a danger in
extrapolating these results to devices in circuits. For example, DLTS studies on
capacitors with p-type substrates are normally performed by pulsing the device from
deep depletion into accumulation and then back, thereby studying traps in the lower
half of the bandgap [72, 84]. The NMOS transistor is of course never deep-depleted
because of the presence of the source and drain contacts but more importantly, for
operation in the inversion region, it is traps in the upper halI rather than in the lower
half of the bandgap which are important. Trapping studies on MOS capacitors are
often performed with constant current stress which may create traps. Threshold shifts
in MOSFETs are usually observed under high voltage bias conditions far exceeding
actual circuit conditions [59] and may create damage in the oxide by hot carrier
injection [41]. In many of these measurements it is ',unclear whether the threshold
voltage or flatbaIid voltage shift is due to thermal drifts, the creation of damage, or
by filling and emptying of pre-existing traps. While these experiments are useful for
studying the physics of charge trapping in insulators, they are not of much use to
circuit designers, interested in the properties of MOS dielectrics under typical circuit
conditions.
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From a circuit perspective, the best way to measure these effects is in an actual
circuit environment, e.g. a charge redistribution AID converter. This approach was
employed in a previous study [10], where threshold voltage relaxation was measured
by differentially stressing the input transistors of a MOS amplifier and monitoring
the long-tail settling component at the output. While this investigation demonstrated
the importance of threshold voltage relaxation as a limiting factor on analog circuit
performance, it was unable to conclusively isolate the source of the problem as being
due solely to charge trapping. MOSFETs biased in analog circuits are typically biased
in saturation where various other mechanisms, including thermal hysteresis and hot
carrier effects, may also contribute to threshold voltage instabilities. Our present
purpose is primarily to explain and model these results. Consequently, the second
goal is necessary in order to determine whether the threshold voltage shifts are, in fact,
due to interfacial tunneling based on the theory developed in the first five chapters.
Unfortunately, these two goals are not completely compatible. As discussed in
the following section, the second objective requires that measurements be made in
the linear region, which is not a normal bias condition for MOSFETs in analog cir-
cuits. Normal saturation region operation, as dictated by the first goal, may lead to
additional contributions to the threshold voltage shifts. While these contributions
are certainly of concern from a circuit point of view, they complicate the determina-
tion of the role of charge trapping, which is the topic of this thesis. These tradeoffs
are discussed in Sec. 6.2. Section 6.3 then describes the measurement of dielectric
relaxation in capacitors.
6.2 Threshold Voltage Relaxation
6.2cl Introd.uction
A circuit designed to measure trapping-induced threshold voltage shifts in MOSFETs
must achieve the following specifications:
1. Isolation of the d.evice under test (DUT)
The main challenge in the design of a measurement system is in the elimination
of measurement artifacts and long-tail responses of circuit components such as
other transistors, power supplies, resistors and opamps. Almost any circuit
component will behave nonlinearly and exhibit relaxation eifects under large-
signal stress conditions. This goal dictates simplicity and as few extraneous
circuit com.ponents as possible.
2. Gain
The small amplitudes of the trapping-induced threshold voltage shifts (lOOjLV-
1mV) presents a measurement challenge at time scales (IJLs-lms) relevant to
analog circuit applications. A gain of approximately 100 is adequate for most
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measurements. Preferably, the gain should be independent of the DUT and bias
conditions, so that it need not be remeasured at each data point.
3. Speed
The measurement circuit must be fast enough to detect the initial threshold
shift before it dies away. Since the duration of the long-tail decreases with the
initial amplitude of the threshold voltage shift, the circuit speed also dictates
the smallest shift which can be observed. Since the long tails persist for times
up to hundreds of milliseconds~ there is no rigid requirement on circuit speed
but the highest possible bandwidth acheivable is desired in order to compare
theory and experiment over many decades.
4. Noise
Input-referred noise should be less than lOp,V in order to observe small threshold
voltage shifts.
5. Accurate control of bias point
The bias point of the DUT should be accurately controllable with low drift, so
that threshold voltage shifts can be monitored over a range of voltage levels
in both the saturation and linear regions. This argues against measuring the
device within an A/D converter or amplifier as in Ref. [10] and in favor of a
simple single-device test circuit.
6. Elimination of thermal contributions
Changes in power dissipation in the DUT during stress can cause self-heating
resulting in changes in the threslLold voltage which are indiscernible from the
effects which we are trying to measure. The test circuit design must prevent
such thermal contributions.
7. Elimination of hot carrier contributions
The circuit design must also prevent the injection of hot carriers during stress ..
Hot carriers can become trapped in the insulator causing threshold voltage
shifts, and can also create new damage as discussed in Sec. 2.1.6. This objective
is most easily accomplished by operating the DUT in the linear region with low
drain-source voltage.
8. Elimination of oxide trap generation
In addition to hot carriers generated under high transverse electric fields, oxide
traps may be generated under high vertical electric fields in excess of about 1.5
MV/em [201]. This puts a limit on the maximum pulse voltages which can be
applied.
Table 6.1 summarizes some of the mechanisms which may contribute to threshold
voltage shifts in circuits and indicates the experimental and/or measurement condi-
tions which allow these effects to be neglected.
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The final goal and also the desire for low power dissipation recommend that the
measurements be taken in the linear region. Linear region measurements are also de-
sirable for analytical simplicity, since with the same level of inversion along the entire
channel, a one-dimensional band model can be used. Unfortunately, this complicates
somewhat the gain problem.
In the linear region, the current is given by
[ VDS]IDS = {3 (Vas - VT) - -2- Vns (6.1)
(6.2)
(6.3)
BIDS I9m = -- = r;VDS8VGS T'
"DS
The gain is Au = 9m(RLII-1-) where RL the external load resistor and the output9DS
conductance is
8~sl ~s9ns = -- = ,B(VGs - VT ) =-avDS T' VDS
"as
Generally, _1_ < RL in the linear region, in which case the gain is9DS
where f3 = p,GoxW/L = K'W/L and it is assumed that Vns /2 ~ VGS - VT . The
transconductance is
A < VDS 1
v - IT TT <
'GS - VT
(6.4)
For typical values, RL = lOkO, IDS = lOO/LA, VDS = 100mV and K' = 40p,A/V2 ,
9DS - 1/1kO
9m - 80/L.4jV
Au ~ 0.1 (6.5)
Thus, the linear region gain is usually less ~han one and some external amplification
must be provided. Due to gain-bandwidth tradeoffs, it is not possible to completely
satisfy the speed and resolution requirements simultaneously. We discuss below two
alternative measurement techniques which emphasize speed and gain respectively.
6.2.2 Measurement Circuit
Open Loop Configuration
Figure 6.2 shows a simple circuit to measure threshold voltage relaxation in MOS-
FETs. The gate of the DUT is subjected to a voltage pulse by connecting a CMOS
switch between a voltage supply and ground. The output is taken differentially be-
tween the drains of the DUT and a second matched MOSFET which can be trimmed
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Figure 6.1: Mechanisms which may contribute to threshold voltage shifts and exper-
imental conditions by which they are elimated.
so that the output is zero in the steady state with both gates grounded. The output
is observed on a Tektronix 7854 oscilloscope with a 7A22 differential amplifier input.
The input to the 7A22 is Schottky clamped to prevent overdriving the oscilloscope.
The sources are biased negatively with respect to the gates, which are normally
at ground. Note that, since the sources are connected to a common voltage source
rather than a current source, the connection is symettrical but not differential. This
is important because, in a differential pair, one device may cutoff when the other is
stressed with a positive voltage, and vice versa. In order to ensure that any observed
threshold voltage shifts are due only to the DUT, it is important that the second device
never be subjected to stress, which is accomplished by the symmetrical connection
shown.
During stress, the gate of the nUT is switched to a voltage supply for a variable
length of time. When the gate returns to ground, any shift in threshold voltage results
in a deviation of the drain voltages which can be observed at the output. The output
is averaged 1000 times and read into an HP series computer.
The primary advantage of the open loop circuit is speed. It suffers, however, from
several drawbacks; (1) Low gain, as given by Eq. 6.4, (2) The gain of the device
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Figure 6.2: Open-loop measurement circuit.
under test must be remeasured for each device or bias condition in order calculate
the input-referred value of the threshold shift, (2) the output of the nUT pulls down
to the negative supply or up to the positive supply during positive and negative stress
voltages, respectively. While the output is Schottky clamped at "J ±300mV, there is
still a danger of transient overdrive of the oscilloscope inputs since the scope gain must
be large in order to overcome the linear region attenuation of Eq. 6.4. This circuit
is therefore used only for measurements at short times. For all other measurements,
particularly of threshold voltage shifts versus bias conditions, a closed-loop technique
is used which overcomes these problems.
Closed Loop Configuration
The closed-loop measurement circuit, described in this section, directly measures the
equivalent gate-source voltage shift, as described in Chap. 4. The nUT is connected
in a loop with a high gain opamp in the feedback path, as shown in Fig. 6.3, where
the CMOS switches are shown in their pre-stress positions. WIlen the offset voltage of
the differential pair is trimmed to zero, the loop forces the gate of the DUT to return
to a well-defined reference level, in this case ground, after any' threshold voltage shifts
have died away.
During stress, the gate of the DUT is switched to a voltage source and the opamp
is disconnected from the feedback path and put into a standby mode. This eliminates
several effects which could int~rferewith the measurement: (1) hysteresis in the input
stage of the opamp when the drain of the DUT pulls low, (2) saturation recovery time
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Figure 6.3: Closed-loop measurement circuit.
of the operational amplifier, and (3) thermal hysteresis due to differential heating of
the input stage which may result from asymmetrical stressing of the input stage or
by thermal feedback from the output stage when large currents are being supplied to
the load" The offset voltage of the opamp is trimmed so that that Vout remains at
ground during the stress period. This ensures that gate of the DUT is not stressed
further when the feedback loop is reconnected.
After a IJLs to lOms stress period, the switches are returned to their initial po-
sitions~ Charge captured during stress changes the conductance of the channel due
to small shifts in the threshold voltage and the mobility of inversion layer charge
carriers. This tends to change the drain current of the DUT from its initiC\! value.
The feedback, however, acts to maintain a constant drain current by precisely com-
pensating for any change in threshold voltage or mobility by a change in gate-source
voltage. This equivalent gate-source voltage ~VGS is multiplied by an adjustable gain
154
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A" = R1 + R, (6.6)
R2
and observed on an oscilloscope. The output is Schottky clamped in order to avoid
overdriving the oscilloscope preamplifier which could also cause hysteresis effects. The
measured transients are averaged 1000 times and acquired by an HP computer.
The closed-loop gain of the feedback loop, Eq. 6.6, is independent of the transcon-
ductance of the device being measured provided that the loop transmission is much
greater than unity [202],
(6.7)
where Ao is the open loop gain of the opamp and RL the load resistor. With the linear
region 9m given by Eq.... 6.2, the loop transmission approaches zero as VDS goes to zero,
so that Eq. 6.7 constrains the minimum value of VDS and the maximum closed loop
gain [Eq. 6.6] which can be used.
All components, including scope inputs, opamps, pulse generators and power sup-
plies were thoroughly characterized to ensure that they did not contribute any long
tail response, thermal or otherwise, to the response. Various opamps were tested
and the AD744 and HA2542 were found to have sufficient speed and thermal re-
covery for the measurements. The diodes (lN4148) were also tested and found not
to interfere with the circuit response. In most cases, it was found that the. diodes
could be removed from the circuit without affecting the response. High-speed CMOS
switches (HI-201HS) with a 40ns switching time were more than adequate for the
measurements.
6.2.3 Conditions for Constant Pow-er Dissipation
For either of the measurement circuits discussed above, there is a unique combination
of power supply voltage and drain resistor values such that the power dissipated in
the DUT during and after stress is identical. The elimination of any differential power
dissipation through the DUT ensures that thermal effects will not contribute to the
measured threshold shift.
Figure 6.4 shows the bias points of the nUT before (VDS1,IDS1) and during
(VDs2,IDs2) stress. The bian condition following stress is nearly identical to that before
stress. Also shown is a curve of constant power dissipation Pd = IDSVDs=constant.
\Ve desire values for the external drain resistor R and power supply voltage VDD such
that the bias points before and during stress lie on the same constant power curve.
Before stress, the bias levels are specified by the desired initial level of inversion
VGS1 - VT = A Vi and drain-source voltage VDS1 • During stress, the desired amplitude
of the stress voltage sets VGS2 - VT = Ll V2 as shown in Fig. 6.4. The power dissipation
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Figure 6.4: I-V characteristics before and after stress and constant power dissipation
characteristic
is calculated from the steady-state currents and voltages using the static value of the
threshold voltage VT, with negligible error. The only remaining degree of freedom
is the drain-source voltage during stress Vns2 , which can be adjusted by varying the
drain resistor R and power supply voltage VDD to make the power dissipation before,
during and after stress equal.
The drain current before stress is
IDSl - ,8 (dVi - V~Sl) VDSl
VnD - VDS1
R
(6.8)
(6.9)
where 13 = JLCoxW/ L. During stress, the drain current is
- .e (~V2 - V~S2) VDS2
VDD
R+RDS2
where
(6.10)
(6.11 )
(6.13)
(
8IDS2) -1 1
RDS2 = 8VDS2 :::::: .e~Y; (6.12)
where linear region operation has been assumed, with VDS2 « ~Y;. The drain
voltage during stress is then, from Eqs. 6.10 and 6.12,
VDD
VDS2 = IDs2 RDs2 = 1 + 13tJ..Y;R
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The condition for constant power dissipation, IDSl VDS1 = IDs2VDS2 requires that
( ,BVDS1) 2 d V2VED{3 dVi - 2 VDS1 = (1 + {3dV2R)2
But,
VDn - IDS1R + VDSI
- VDSl [1 + ,8R(LlVi - VDS1/ 2)]
Substituting Eq. 6.15 into Eq. 6.14 and solving for R,
(6.14)
(6.15)
(6.16)
Thus, for 8.1 specified aVi, LlV; and VDS1 , Eq. 6.16 can be solved for R, which then
determines VDD from Eq. 6.15. These values of drain resistance and power supply
voltage ensure that the power dissipation through the device under test does not
change during the measurement sequence.
6.3 Dielectric Relaxation in Capacitors
Dielectric relaxation is measured using the circuit shown in Fig. 6.5. The circuit
cycles the capacitor under test through the sequence depicted in Fig. 1.3 as descrjbed
in Sees. 1.1.2 and 5.4.
During stress, the top plate of the capacitor under test is connected to ground
through CMOS switch GT, and the bottom plate is connected to either the positive
(+Y;;) or negative (- 'V;,) reference voltages through switches PV or MV, respectively.
During the discharge period, the capacitor bottom plate is switched to ground through
switch GB. Note that, since the v·oltage across the capacitor cannot change instan-
taneously and because there is a finite resistance to ground through switch GT, a
transient voltage spike may occur when switch GB is closed. In order to prevent tran-
sient voltage pulses from stressing the MOSFET Ml and causing threshold voltage
relaxation effects to interfere with the measurement, the gate of the source-follower
is grounded through switch R during the stress and discharge periods.
The relaxation period is initiated by opening switches GT and R and connecting
the capacitor top plate to the gate of Ml through switch C. The output is taken dif-
ferentially through the two source followers Ml and M2 and input to a Tektronix 7854
oscilloscope through a l A22 differential amplifier. Each recovery voltage transient is
averaged 1000 times and acquired by an HP computer for analysis.
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Figure 6.5: Dielectric relaxation measurement circuit; (a) simplified circuit schematic
(b) timing diagram.
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Chapter 7
Experimental and Simulation
Results
7.1 Introduction
The first part of this chapter, Sec. 7.2, is devoted to experimental measurements of
threshold voltage relaxation in MOSFETs. Data on conventional and nitrided Si02
dielectrics are presented as a function of bias conditions and explained qualitatively
in terms of the theory of Chap. 4, with emphasis on the approximate models derived
in Sec. 4.4. Quantitative simulation results are then presented in Sec. 7.2.4 for key
experimental results, using the numerical models of Chaps. 3 and 4. The relationship
between the measured threshold voltage shifts and l/f noise in these processes is
addressed in Sec. 7.2.5 and a strong correlation is delIl:onstrated. Section 7.2.6 covers
issues relevant to circuits, including a ...imple model for circuit simulation purposes,
a discussion of the effects of threshold voltage relaxation on circuit accuracy and
techniques to minimize these errors.
Dielectric relaxation in capacitors is the subject of Sec. 7.3. Experimental results
are presented for silicon dioxide and nitrided oxide dielectrics. This data is compared
with simulated recovery voltages using the models of Chapter 5.
7.2 Threshold Voltage Relaxation
Threshold voltage relaxation was characterized in eight different processes which are
summarized in Table 7.1. In this section we present measurements from the first
five processes, which use conventional thermally grown Si02 gate dielectrics. Devices
from processes 1-4 were fabricated at commercial foundries while those ,from process 5
were fabricated a.t MIT's Microsystems Technology Laboratories. Threshold voltage
relaxation in nitrided and reoxidized nitrided oxides (processes 6-8) are presented in
Sec. 7.2.3 and compared with conventional Si02 dielectrics.
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Figure 7.1: Oscilloscope photographs showing measured V T shifts in process 5
(WIL = 20pm/5p,m); t. = lOms, v;, = ±5V, VDs=350mV. Vertical scale = 100
J.LV per division (input-referred), Horizontal scale = 20ms per division.
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Table 7.1: Process Summary
1 Commercial Si02 350A 20/5 0.63 -0.92
2 Commercial Si02 350A 100/5 0.73 -0.87
3 Commercial Si02 750A 48/4 0.75 -0.76
4 Commercial Si02 50DA 20/5 0.70 -1.5
5 MIT Si02 250A 20/5 0.70 -0.64
6 MIT Si02 lOOA 20/5 0.36 -1.28
7 MIT NOX 100A 20/5 0.30 -0.76
8 MIT ROXNOX lOOA 20/5 0.25 -1.34
IProcess I Foundry I Dielectric IThickness I W /L INMOS VT (V) IPMOS VT (V) I
Threshold voltage relaxation transients observed at the output of the circuit of
Fig. 6.3 are shown in the oscilloscope photographs of Fig. 7.1 for NMOS and PMOS
transistors biased in the linear region and stressed with lOms gate voltage pulses
of amplitude ±5V. The vertical scale is lOmV per division, or 100uVjdivison when
referred to the input throught the circuit gain The NMOS transistor shows an input
referred threshold voltage shift of 500uV ~Nhen stressed with +5V, which decays with
a very long tail that persists for more than 200ms. Negative stress also produces a
threshold voltage shift, but the amplitude is smaller. The figure shows that threshold
voltage shifts in PMOS devices are less than in NMOS by about a factor of ten.
Some of the PMOS devices tested showed no discernible threshold voltage shift at the
resolution of the measurement circuit (~ lOp.V) and hence can be used to calibrate
the system. This gives us confidence that the response of the circuit is clean and
does not contribute any slow settling components which would interfere with the
measurement.
Tables 7.2 and 7.3 summarize measurements of linear region threshold voltage
shifts observed in conventional Si02 gate dielectrics. The single number used as a
figure of merit in these measurements is the mean amplitude of the "initial" threshold
voltage shift LlVT a short delay time td from the end of the stress period. The mean
is taken, for each process, over 10-20 devices from one lot. Unless otherwise stated,
the measurements in this chapter assume a stress time of t. = 10ms, and the VT shift
is sampled a time ttl = 1ms after the falling edge of the stress voltage pulse. Note
the rather large standard deviations of the data which tend to support a trapping
mechanism in which the threshold voltage shifts depend on a random distribution of
defects which may vary widely from device to device.
7.2.1 Thermal Considerations
Figure 7.2(a) shows the temperature dependence of the drain current of an NMOS
transistor in process 2, measured using the open-loop circuit of Fig. 6.2 with fixed
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Table 7.2: NMOS (t. = 10ms, td = Ims)
v;, = +5V v;, = -5V
Process W/L VGs(V) VDs(mV) LlVT (JLV) er (JLV) LlVT (p,V) (J" (JLV)
1 20/5 1.0 200 370.0 50.0 -135.0 22.4
2 100/5 1.0 200 700.1 113.5 -368.6 189.1
3 48/4 1.2 300 482.8 19.4 -135.0 44.6
4 20/5 1.0 200 65.2 28.0 -33.8 21.8
5 20/5 1.2 300 523.6 72.2 -432.8 236.0
Table 7.3: PMOS (t. = 10ms, td = Ims)
v;, = +5V v;, = -5V
Process WIL VGs(V) VDs(mV) LlVT (/LV) U (p,V) LlVT (/LV) (J" (JLV)
1 20/5 -1.5 500 27.2 26.1 -5.3 3.0
2 100/5 -1.5 500 37.3 28.1 -20.0 11.9
3 48/4 -2.0 500 37.2 10.0 -49.6 29.5
4 20/5 -2.0 500 11.9 2.3 -4.8 1.B
5 20/5 -1.4 300 134.6 93.4 -28.7 17.3
VGS = 1.2V. The temperature coefficient of the drain current is seen to be about -
O.2JLA/oC. Since the feedback in the closed-loop measurement circuit (Fig. 6.3) forces
constant current through the DUT, any self-heating which occurs during stress will
result in a compensatory increase in gate voltage which will indiscernible from a
threshold voltage shift at the output of the circuit~
In order to completely eliminate any vestige of thermal self-heating from our mea-
surements, the experiments of Fig. 7.1 were conducted under conditions of constant
power dissipation in the DUT. For example, in the NMOS measurement with ~ = 5V
we have RL = lkfl and V DD = -1.15V which yields a constant power dissipation
level throughout the measurement sequence:
Before and after stress:
During stress:
IDSl = 120p,A
I ns2 = 270ILA
VDS1 = 450mV
Vns2 = 200mV
Pdt = 54JLW
Pd2 == 54JLW
For stress voltages of the opposite polarity the DUT cuts off and constant power
dissipation cannot be maintained. However the measurements are carried out in the
linear region with VDS = 200mV 50 that device self-heatirlg effects are minimized.
In the following section we show that the drain voltage dependence of the threshold
voltage shifts is sufficiently weak that constant power dissipation need not be strictly
enforced in order to ensure that the observed response is purely trapping-related.
Unless otherwise stated, the closed-loop circuit of Fig. 6.3 was used for the mea-
surements in this section. The open-loop circuit [Fig. 6.2] was used when greater
speed was required, as well as for calibration purposes and to provide independent
7.2. THRESHOLD VOLTAGE RELAXATION
170.0 ----...---~----,.--------.~--...---,----------,
163
160.0
150.0
140.0
130.0
-0.2 J.1A!C L
NMOS W=100J.lm L=5fJ.m
Process 2
Voo=1.2V Vos=300mV
-50.0 0.0 50.0
Tempgrature (Celsius)
100.0 150.0
Figure 7.2: Drain current VB. temperature (process 2)
verification of the measurements from the closed-loop circuit. In all cases, both cir-
cuits were found to provide consistent measurements ..
7.2.2 Dependence on Device Characteristics and Test Con-
ditions
The bias dependence of the threshold voltage relaxations provides the key to un-
derstanding the underlying physics and provides the vehicle for verifying the theory
presented in Chapters 3 and 4. Each process leaves its signature in the form of its de-
pendence on voltage, time and temperature and from this we can learn many things
about the nature of the mechanism and the distribution of oxide traps in energy
and space. In this section we present experimental results for the dependence of the
threshold voltage shifts on drain voltage, relaxation and stress times, stress voltage,
initial gate bias, substrate bias, temperature and device geometry.
Drain Volt£.ge
We now abandon the requirement for constant power dissipation and observe the mag-
nitude of the threshold voltage shift as the pre-stress value of the drain-source voltage
is varied. As a consequence of the variation of Vns , the power dissipation before and
during stress are no longer equal. Depending on bias conditions, the power dissipa-
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Figure 7.3: (a) Dependence of VT shift on drain voltage, (b) change in power dissipa-
tion during stress as a function of drain voltage.
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Figure 7.4: Drain voltage dependence of initial VT shift in process 3.
tion in the nUT may either increase or decrease during stress. With RL = 10kfl,
VGS - VT = O.8V and ~ = 5V, the change llPd in power dissipation which occurs dur-
ing stress is positive and increases with the initial VDS level as shown in Fig. 7.3(b).
Any self-heating which occurs due to the increase in power dissipation through the
DUT during stress will cause a momentary increase in gate voltage when the stress
is removed, which will decay to zero as the device returns to thermal equilibrium.
The measured gate voltage shift is actually very nearly constant, in fact decreasing
slightly with drain voltage as shown in Fig. 7.3(a). We can conclude that thermal as
well as hot carrier effects~ both of which would would increase with increasing drain
voltage, are unimportant at moderate drain voltages, even in saturation.
The reason for the slight decrease in LlVT with drain voltage at very low VDS is due
to the degradation of the transconductance (Eq. 6.2) and hence the loop transmission
as discussed in Sec. 6.2.2. The slight decrease with increas~qg Vn.S' is Iiot completely
understood, and is not always observed. Another process [Fig. 7.4] shows a slight
incr(;8se in a VT with increasing Vns, which may t z due to hot carrier generation or
self-heating at high VDS • In either case, these effects can be eliminated by operating in
the linear region with 200mV < VDS <500mV where the ':hange in power dissipation
aPd is small. In the remainder of this section we shall th(~refore relax our insistence
on constant power dissipation, conducting all measurements in the linear region where
it has been established that thermal contributions to the obseyved threshold voltage
shifts are negligible.
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Relaxation Time
Figures 7.5 and 7.6 show linear region relaxation transients for NMOS and PMOS
transistors in three different processes. The devices shown were stressed for 10ms
with voltage pulses of amplitude ±5V. Different processes show qualitatively similar
behavior but exhibit quantitative differences with respect to amplitude of the VT
shifts, the relative magnitudes for positive and negative polarity stress voltages, and
the relative magnitudes of the shifts in NMOS and PMOS devices. In NMOS devices,
the amplitudes of the observed VT shifts are generally found to be greater for positive
than for negative stress voltages, but this depends on bias conditions as discussed in
the following sections. In some cases the negative VT shift may be nearly absent as
in Fig. 7.6(a).
The response of PMOS devices shows a much greater variability among processes.
Three general types of behavior are commonly observed as exemplified by Figs. 7.5(b)
and 7.6(a.),(b). In most processes the PMOS VT shifts are about an order of magnitude
less than those in NMOS. This type of behavior is exhibited by process 2 in Fig. 7.5.
In this case the PMOS VT shifts are nearly mirror images for positive and negative
stress voltages, with peak values on the order of 20p,V [Fig. 7.5(b)]. Larger values of
PMOS VT shifts are observed on some devices, as shown in Fig. 7.6. The shift may
be larger for negative stress (Fig. 7.6(a)], but more frequently shows the opposite
behavior (Fig. 7.6(b)].
In order to determine the bias dependence of the VT shifts we shall concentrate,
in this section, primarily on NMOS devices due to their larger amplitude. The VT
shifts in PMOS devices are gen.erally too small to be measured accurately at small
stress voltages, and border on the resolution of the test circuit. An exception to this
statement will be seen in the case of nitrided and reoxidized nitrided oxides, to be
discussed in Sec. 7.2.3. Because of the large variations in threshold voltage shifts
among processes and even among devices on the same wafer, we confine our attention
tG "typical" devices, as exemplified by Fig. 7.5(a).
When plotted on a logarithmic time scale the VT relaxations are nearly linear
for t < t. but shows some curvature for t > t. as shown in Fig. 7.8. The decay
deviates markedly from the logarithmic decay curve in the range from from 1-100
ms, which includes most of the long-tail region of interest. This curvature is not
predicted by previous theories but is consistent with Eqs. 4.70, 4.78 and 4.81 which
predict deviations from a log decay approaching lit as shown in Fig. 4.11.
Figures 7.7(a) and (b) show relaxation transients for an NMOS transistor sub-
jected to stress of duration laps and 10ms, respectively, at various voltage levels.
The decay with time is nearly logarithmic. The voltage dependence is nearly linear
for positive voltages but shows a marked nonlinearity for negative voltage stress, in-
creasing very rapidly between -IV and -2V and then saturating for further increases
in v;, in the negative direction.
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Figure 7.5: Relaxation transients for process 2 (a) comparison of NMOS and PMOS
(b) close-up view of the PMOS VT shift in (a;.
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Figure 7.6: NMOS and PMOS relaxation transients for (a) process 3 (b) process 5.
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stress voltage as a parameter; (a) t, = lOjLs (b) t. = 10ms.
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Stress Time
The threshold voltage shifts are observed to increase with stress time t a as shown
in Fig. 7.9. Note that even stress times on the order of IJLs can produce VT shifts
in excess of lOOp,V which persist for many milliseconds. When the initial threshold
voltage shifts are plotted on a log time scale as in Fig. 7.10, the results generally fall
011 nearly straight line (process 4) but may also show some curvature (process 1).
These results show good agreement with Eqs. 4.70, 4.78 and 4.81 which are plotted
in Fig. 4.13. The curvature, which is not predicted by conventional tunneling models,
results from the it/cb component [Eq. 4.78] which varies as In2(t.). Note that, in
the measurement of the stress time dependence, t,. is fixed and satisfies t,. ~ t a in
Eq. 4.78. A large amount of curvature could be explained by a large interface state:
density which enhances the it/cb component. It can also be explained, of course, by'
a larger ir/ cb component due to lattice r~laxation.
Figure 7.11 plots the initial th.reshold voltage shift as a function of stress time for
NMOS transistors in processes 2 and 5, with stress voltage as a parameter. For posi-
tive stress the VT shift increases nearly logarithmically with stress time and increases
proportional to stress voltage as expected from the theory [Figs. 4.13, 4.14]. Also
evident is the sharp nonlinearity for negatil"e stress voltages followed by saturation of
the VT shift. The stress time dependence is also weaker for nr ~-t.ive voltages. This
nonlinearity is not predicted by the approximate strong inverSIon model of Sec. 4.4
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and requires the full numerical model of Sec. 7.2.4.
Pulse Amplitude
In order to investigate the dependence of the VT shifts on pulse amplitude, we plot
in Fig. 7.12 the initial amplitude of the VT shift versus stress voltage. At a stress
time of 10ms, the VT shif~ increases nearly linearly with stress voltage in the positive
direction as noted pre~lous~y. The magnitude of the VT shift for negative voltages
initially increases proportional to v;" but tends to saturate for v;, < -2V. At shorter
stress times, e.g. t. = lOps, the VT shift increases less rapidly with voltage in the
positive direction and makes an abrupt transition to fi. saturation level of slightly
smaller amplitude. All of the processes characterized showed a similar stress voltage
dependence.
Figure 7.13(a) shows the lJ,.VT-v;, characteristic for an NMOS transistor in process
2 at a stress time t~ = lOllS. Also shown in Fig. 7.13(b) is the calculated surface
potential, normalized to kT/q, versus stress voltage. With VT = O.7V and an initial
gate-source voltage of VGS = 1.2V, the device is initially in strong inve,rsion, near the
upper knee of the surface potential curve -when v;, = o. Thus, in the region where L\.VT
increases with v;" the surface is strongl:\' inverted with EF pinned near the conduction
band. For small negative voltages, -0.7 < v;, < 0, the device remains in inversion
with U. > 2UF and ~VT decreases proportional to v;,. For -1.4V < v;, < -O.7V the
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Figure 7.12: Initial VT shift versus stress voltage for Process 1.
surface is weakly inverted and the surface potential decreases rapidly with increasingly
negative Y;. In this region the Fermi level sweeps abruptly through the bandgap. For
Y; < -1.4V the surface accumulates and at Y; ~ -2V the band bending becomes
pinned with the Fermi level near the top of the valence band. This region, Y; < -2V
corresponds to the region in which LlVT saturates with decreasing Y;.
Figure 7.13{c) shows the change in power dissipation which occurs during stress,
as a function of pulse amplitude Y;. For these particular bias conditions tIle power
dissip&tion actually decreases during positive stress, thereby tending to cool the DUT.
The fact that the VT shift is positive provides further evidence that it cannot be due
to thermal effect~. It should be noted from this figure that the point where the
current cuts off, at the minimum of the D-,Pd curve, occurs at Y; ~ -O.7V, when the
device comes out of strong inve~sion,whereas the threshold voltage ~hif~ continues to
decrease until the knee of the surface potential is reached at 11;, ~ -2V. This implies
that the saturation phenomenon is not current-related but depends on the position
of the electron quasi-Fermi level in the bandgap.
The abo"f,e considerations lead to the following interpretation in terms of the tun-
neling model. In strong inversion, i.e. positive and slightly negative stress voltages
v;, > Y;(2UF ) ~ -O~7V, the surface is strongly inverted and the Fermi level is pinned
near the conduction band. Thus, the it/it component is disabled and the VT shift is·
due almost entirely to the cblcb and it/cb components which increase with voltage
according to Eqs. 4.78 and 4.81. For -2V < Y; < -O.7V, the Fermi level sweeps
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through the bandgap and two-step tunneling between oxide traps and fast surface
states dominates. this mechanism is suppressed when the Fermi level becomes pinned
near the valence band for v;, < -2V.
For increasing negative voltages, the pinning of the Fermi level near the valence
band explains why there is no further contribution due to traps within the bandgap,
but does not explain why there is no response due to traps below the valence band.
These traps are initially filled with electrons and would be raised above the Fermi
level during stress. This should lead to vb/vb and it/vb components analogous to the
cb/ch and it/cb components observed for positive pulses. Clearly, this does not occur,
as shown in Fig. 7.13(a), which indicates that the threshold voltage shift clamps in
the negative direction. This behavior is observed using both the open-loop [Fig. 6.2]
and closed-loop [Fig. 6.3] measurement techniques.
Two explanations suggest themselves: Either (1) no hole trapping occurs during
negative stress or (2) hole trapping occurs, but the rate at which trapped charge is
reemitted when the surface returns to inversion occurs too rapidly to be observed.
Since the surface accumulates during large negative pulses, holes will be captured
if traps are present below the valence band. Thus the first possibility leads us to
the conclusion that there are no traps below the valence band. The difficulty with
this explanation is that PMOS transistors exhibit exactly the opposite behavior as
NMOS, saturating for positive voltages 1. The saturation of the threshold voltage shift
for accumulating pulses on both types of substrate would imply that NMOS devices
have no traps below the valence band, while PMOS devices have no traps above the
conduction band. Th~re is no justification for believing that the trap distributions
can be so radically different in oxides grown on substrates which differ only in dopant
type.
The reason for the saturating behavior must therefore lie in the second explana-
tion. The question immediately arises as to why the emission of trapped charge should
occur so rapidly after an accumulating pulse (negative in NMOS, positive in PMOS)
and so slowly after ar.. inverting pulse (positive in NMOS, negative in PMOS). Con-
sider the en~rgy band diagrams in Fig 7.14 which show the measurement sequence for
an NMOS t.:·ansistor during positive (top) and negative (bottom) gate voltage stress.
We shall assume a model in which traps above the conduction band are acceptor-like
(neutral when empty, positively charged when occupied by an electron) and below
the .."aIence band are donor-like (neutral when filled by an electron and positively
cllarged when empty). There is ample research to support a model of this type [157J.
We neglect traps within the bandgap for now, which are not relevant to the present
discussion. The tr3nsistor is initially in inversion, and we assume that all traps above
the Fermi level are empty (neutral) and below the Fermi level are filled (neutral).
During a positive (inverting) gate voltage pulse, traps above the conduction band are
1While this effect is too small to be measl'red in conventional Si02 dielectrics, it can be readily
observed in nitrided oxides as discussed in Se,. 7.2.3.
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Figure 7.14: Energy band diagrams for positive (top) and negative (bottom) stress
sequences on an NMOS transistor, showing field emission of holes trapped during
negative stress.
lowered below the Fermi level where they become filled with electrons as shown in
Fig. 7.14(b). When the gate voltage returns to its initial value the electric field due
to the negatively charged traps will cause some rounding of the barrier as shown in
(c). Since the charge on both sides of the barrier is negative at all times during the
measurement, it will be imaged on the gate, and the barrier rounding will be small.
The trapped electron tunnels back out through essentially a trapezoidal barrier as
discussed in Chapter 3.
Now consider the case in which a negative (accumulating) pulse is applied to
the gate. The Fermi level becomes pinIled in the valence band and the surface is
flooded with holes. Traps below the valence band are shifted above the Fermi level
by the electric field in the oxide, where they may capture holes temit electrons) be-
coming positively charged [Fig. 7.14(b)]. When the transistor returns to ij~version
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[Fig. 7.14(c)], the surface is again flooded with electrons. Intuitively, a recombina-
tion of the electrons and holes appears possible. However, since the inversion layer
electrons and the trapped holes are separated by an insulating barrier, they can only
recombine by tunneling, and this is impeded because they are separated in energy
by the silicon bandgap. It is possible however, for trapped holes to tunnel back out
to filled valence band states in the semiconductor. The difference between this case
[Fig. 7.. 14(c) bottom] and the previous case (Fig. 7.14{c) top] is that there are now
trapped holes on one side of the interface and inversion layer electrons on the other.
The dipole field which originates on a trapped hole and terminates on an inversion
layer electron, can result in a high local electric field in the vicinity of the trapped
hole, as shown in Fig. 7.14(d). Under this high electric field, detrapping can occur
by Frenkel-Poole emission or field (tunneling) emission.
Furthermore, since the transistor returns to inversion with the Fermi level high in
the bandgap, there is a very high density of filled electron states (empty hole states)
below the valence band into which the trapped holes can tunnel. In the inverting case
[Fig. 7.14{c) top), the Fermi level is always near the conduction banci and the density
of empty states into which the trapped charge can tunnel is lower.
This explanation for the saturatin.g behavior of the threshold voltage shift holds
equally well for positive pulses in PMOS devices. In this case, the charge on both
sides oi the barrier is always positive during negative gate voltage pulses, but forms a
dipole layer across the interface after stress with a positive pulse. Reemission occurs
under the high local fields originating on inversion layer holes and terminating on
trapped electrons.
Ideally, the closed-loop measurement circuit of Fig. 6.3, forces a constant cur-
rent and hence a constant electric field in the silicon throughout the measurement
sequence. In the steady state the average oxide field near the interface will therefore
also be constant and any changes in trCi,pped charge will simply change the amount of
charge imaged on the gate, thereby shifting the threshold voltage. In practice, how-
ever, the feedback loop requires a finite time to respond after the stress pe4iod, and
during this time the fields near the interface may become high. Furthermore, while
the a'?'erage electric field may not be excessive, the local electric field in the immediate
vicinity of a trapped charge can become very high. For an electron trapped I-IDA.
from the interface, the local field is on the order of 106-108 Vfern.
Since high-field effects were not taken into account in the quantitative m.odel,
our simulation results are not. valid in accumulation. This implies, for example, that
threshold voltage relaxation measurements Cantlot be used to extract trap densities
below the valence band in NMOS or above the conduction band in PMOS devices.
Since most of our measurements are carried out for inverting pulses we shall not
consider the field-emission mechanism in any further detail, although it ib a worthwhile
topic for further research.
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as a parameter.
Initial Gate Bias
As the pre-stress gate bias level is varied, the VT r~laxation transients shift as shown
in Fig. 7.15, plotted for an NMOS transistor subjected to lOJLs of stress of amplitude
±5V. ~4..s the initial level of inversion VGS - VT increases, the threshold voltage re-
laxation curves shift toward more negative voltages. That is, the amplitude of the
shift for positive stress decreases and the amplitude of the shift for negative stress
increases as the initial gate bias is increased.
This is shown more clearly in Fig. 7.16 which plots the initial amplitude of the VT
shift versus stress voltage parameterized by the pre-stress value of VGs - VT . Similar
behavior is observed in all the processes studied. Figure 7.17 shows the analogous
plots for an NMOS device in process 1 at stress times of lOllS and 10ms.
The explanation of this behavior in the tunneling model is straightforward. In the
it/it mechanism, traps above the Fermi level contribute to threshold voltage shifts
under positive stress and traps below EF contribute for negative stress. As the initial
level of inversion increases, the Fermi level starts out higher in the bandgap initially
and sweeps over a wider range of trap energies before becoming pinrled at the valence
band, giving an increased threshold voltage shift for negative gate voltage pulses. The
VT shift for positive voltage pulses decreases correspondingly.
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Substrate Bias
Fig. 7.18 shows NMOS VT relaxation transients for VBS == 0 and ~I'BS = -5V. The
presence of a backgate bias nearly eliminates the VT shift for -5V stress while the shift
for +5V stress is very slightly reduced. In these experiments, the initial gate voltage
level is adjusted to maintain a constant current level as the source-substrate bias is
adjusted.
The features of the backgate bias depeIldence are brollght out more clearly in
Fig. 7.19 which plots the initial threshold voltage shift versus pulse amplitude for
several values of VBS . It is apparent that the shift for negative gate voltage stress is
still present for non-zero backgate biases but the position of the step simply shifts
to more negative voltages by an amount proportional to VBS . The slight decrease in
LlVT for positive pulses is also evident in this figure.
When a MOSFET is biased with a non-zero backgate bias, the electron and hole
quasi-Fermi levels separate as shown in Fig. 7.20. Figure 7.20(a) shows the initial
band diagram, with VGS adjusted to strongly invert the surface. At this point, the
electron quasi-Fermi level EFn is near the conduction band and all fast surface states
below EFn are essentially filled. A negative gate voltage pulse raises the energies of all
surface states with respect to the electron quasi-Fermi le,rel as shown in Fig. 7.20(b).
Given sufficient time, traps above EFn will be mostly empty. However, the rate at
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which this occurs is determined by the interface state time constants which depend
in turn on the surface potential. Detrapping can occur by electron emission or by
hole capture. The time constant for electron emission increases exponentially with
temperature and decreases exponentially with energetic depth below the conduction
band according to Eqs. 3.53 and 3.71. Thus electron detrapping from traps near and
below midgap must occur by hole capture. However, during negative gate voltage
pulses, the band bending must pass through a depletion region in which no holes are
present. The range of gate voltages over which the surface is depleted increases in
proportion to the backgate bias. When sufficient negative bias is applied to the gate,
as in Fig. 7.20(c) to accumulate the surface, electrons are rapidly swept out of surface
states by recombination with the abundance of holes. An explanation in terms of the
lattice relaxation model is analogous since both time constants have the same form
in the thermally-limited regime [Sec. 4.9].
It follows that, if the abrupt steps in the ~VT-~ characteristics are due to the
passage of the Fermi level through a depletion region followed by the sudden detrap-
ping of electrons in accumulation, that the features of this step should show some
variation with time and temperature.
Indeed, we ha.ve seen in Figs. 7.12 and 7.17 and shall see again in Figs. 7.33
and 7.36, that increasing the stress time makes the step more gradual, extending the
region of proportionality to ~ all the way down to the volt.age at which the Fermi
level becomes pinned at the valence band edge. As the stress time increases relative to
182 CHAPTER 7. EXPERIMENTAL AND SIMULATION RESULTS
200.0
100.0
0.0
:>
~
-100.0
....
>
<1
-200.0
-300.0
-400.0
-500.0
-10.0
NMOS W=100J,1m L=5J.U11
Process 2
Vos=300mV Ios= 150J.LA
ts=10Jls td=400J.LS
-5.0 0.0
Stress Voltage ~Volts)
----- VSB=OV
C3---El Vsa=1V
.---. Vsa=3V
5.0
Figure 7.19: Initial threshold voltage shift vs stress voltage with substrate bias as a
parameter.
the time constants for electron emission [Fig. 7.17(a)], the trapped charge can follow
the applied gate voltage, even for negative pulses. When the pulse duration is too
short [Fig. 7.17(b)] interface traps retain their charge until the pulse is sufficient to
c..:ive the surface into accumulation, at which point the trapped electrons recombine
all at once with accumulation layer holes. Increasing the temperature also tends to
broaden the abrupt step by reducing trap time constants, as discussed below.
The pulse voltage v;, required to accumulate the surface of an NMOS transistor
(p-substrate) can be easily calculated. Kirchoff's voltage law requires
where £Jb is the magnitude of the depletion charge. Since VGB = Vas - VBS ,
(7.1)
Suppose that when VSB = 0, accumulation occurs when the surface potential reaches
",&. = <Pace. < o. The corresponding gate voltage is
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We assume· that the device is initially in inversion with
Qb(2cPF)
VGSi == VTO = VFB + 2<jJF + C
oz
The change in gate-source voltage v;,
accumulate is therefore
VGSlacc - VGs i that causes the surface to
When the substrate is tied high, VSB > 0, the initial gate-source voltage is adjusted
to give the same initial current as when VSB = O. Since the electron quasi-Fermi level
at the source is now displac,,~d from the bulk quasi-Fermi level by - VSB , the same
initial level of inversion noVi requires "p. = 2tPF + VSB . The initial gate-source voltage
is therefore
VGS, = VT = VFB + 2cf>F + Qb(2cf>F + VSB )
Coz
Accumulation still occurs at "p1J = ¢acc since the hole quasi-Fermi has not shifted with
respect to the bulk. From Eq. 7.1,
TTl A.. T T T T Qb( <Pace)
VGS ace = \Pace + vFB - vSB + C
0%
The pulse voltage required to achieve accumulation is now
TT I - ~ _ 2,,1.,. _ TT + Qb(cPacc) _ Qb(2cPF + VSB )
vp VSB>O - If'acc 'f'F vSB C C
oz 02
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Thus, a substrate bias causes the point of accumulation to shift along the ~ axis by
an amount
A~ v;,(VSB>o - ~(VSB=O
1
= - VSB - C
oz
[Qb(2<pF + VSB ) - Qb(2<pF)]
- - VSB - 'Y [J2<PF + VSB - J 2<PF]
where the body-effect parameter is defined by
(7.2)
(7.3)
The second term in Eq. 7.2 is just the increase in threshold voltage due to the body-
effect with a substrate voltage VSB. This shift of the characteristics along the ~ axis,
which is equal to the substrate bias plus the increase in threshold voltage, can be seen
in Fig. 7.19.
Temperature
Measurements of the temperature dependence of the VT shifts are made with the
circuit of Fig. 6.3 by simultaneously heating or refrigerating both the DDT (Ml) and
the reference device (M2). The remainder of the circuitry is maintained at room
temperature. The pre-stress value of the drain current and hence, drain voltage, vary
with temperature. By adjustment of the circuit variables, the measurements can
therefore be carried out either under conditions of constant current or constant drain
voltage, but not both.
Figure 7.21 shows VT relaxation transients for an NMOS transistor stressed at ±5V
for lOms at several different temperatures at constant VDS . The amplitude of the VT
shifts for both positive and negative stress voltages decrease slightly with increasing
temperature. Figures 7.22(a) and (b) plot the initial amplitude (td = O.57p.s) of
the threshold voltage shift versus temperature under conditions of constant current
and constant drain voltage, respectively. In either case, the amplitude of the VT
shift decreases with increasing temperature. Similar behavior was found in all the
devices tested as shown in Fig. 7.23. For positive stress the temperature coefficient
at constant VDS is nearly linear and varies from -O.IILVJOC to -1.25JLVJOC.
It was shown in Sec. 4.5 that, for positive gate voltage pulses in an NMOS transis-
tor, a decreasing threshold voltage shift with increasing temperature can result from
the movement of the Fermi ((probe" ~f to lower energies, where the trap density
may be less. It can also be explained by the correlated mobility term in Eq. 4.104
which varies as T-3/ 2 [Sec. 4.2]. For negative pulses, the decrease in amplitude arises
through mobility fluctuations as well as through the activated nature of the trapping
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Figure 7.21: Threshold voltage relaxation transients at several different temperatures.
mechanism, whether lattice relaxation or two-step. This is discussed further below,
for the case of the two-step mechanism. Lattice relaxation follows by analogy since
the thermal part of the time constant has the same form in either case [Sec. 4.9].
In Fig. 7.24 we show the LlVT-~ characteristics for an NMOS transistor at several
different temperatures. With increasing temperature, the amplitude of the VT shift
decreases for both polarities of stress voltage and the step becomes less abrupt, ap-
proaching approaching continuity with the positive branch of the characteristic. This
is consistent with our previous assertion that traps within the bandgap can follow the
Fermi level at higher temperatures when interface state time constants are short but
not at lower temperatures when the time constants become long relative to the stress
period. At -:10°0 trap time constants are long and they cannot emit electrons fast
enough to keep up with the Fermi level as it sweep through the bandgap. Hence, no
response is seen for small negative pulses. When accumulation occurs, time constants
decrease dramatically, [Sec. 4.9] and an abrupt step occurs as trapped electrons sud-
denly recombine with holes. An analogous argument z"pplies to the lattice relaxation
time constant.
Similar behavior can be seen in Fig. 7.25 which plots the substrate bias dependence
of the AVT-~ characteristics at two different temperatures. At -30°C [Fig. 7.25(a)],
uVT changes very little for negative voltages until the onset of accumulation where
the abrupt transition occurs. At 125°C the VT shift initially decreases for negative
voltages because interface state time constants are sufficiently short for electron ernis-
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sian to the conduction band to occur as the Fermi level traverses the bandgap. Thus
the VBS = -3V curve initially tracks the VBS = OV curve until the Fermi level reaches
energies where the trapping time constants are too long for emission to occur during
the stress time. The VT shift then reaches a plateau until the remainder of the trapped
electrons are removed by recombination with holes in accumulation where, now, the
accumulation point is shifted along the Vp axis by an amount given by Eq. 7.2.
Channel Width and Length
The dependence of the threshold voltage shift on channel length is shown in Fig. 7.26
for several different processes. Despite the rather large standard deviations of the
measurements, as represented by the error bars, the VT shift shows an unmistakable
downward trend with increasing channel length. This is consistent with a model in
which trap densities are enhanced around the periphery of the gate, as discussed in
Sec. 4.6. Data on process 3 is shown in Fig. 7.27 together with a plot of Eq. 4.96.
The data fits this model very well, with LlVTO = 200JLV and IW = 1.24JLrn.
The VT shift also shows a slight decrease with channel width as shown in Fig. 7.28.
This decrease is also described by Eq. 4.96, however too few data points are available
for a meaningful fit of theory to experiment.
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Table 7.4: NMOS (t. - lOms, td - 1ms, VGS - VT - 500mV, VDS - 300mV,
W"/L=20/5)
1/2
~=+2V ~=-2V VGS 2 (nV / v'HZ)
Process Dr.VT (IL\') u (p,V) ~VT (/LV) U (/LV) Ref. (154] Ref. (210]
(6) OXIDE 61.06 11.54 -59.82 7.59 316 158
(7) NOX 868.05 277.12 ..892.05 378.94 529 --
(8) ROXNOX 843.4 82.02 -849.00 1.98 361 374
Table 7.5: PMOS (t, - lOms, td - Ims, VGS - VT=-700mV, VDs=300mV,
W/L=20/5)
1/2
~~ = +2V ~=-2V VGS 2 (nV/v'HZ)
Process ~VT (/-LV) U (p,V) LlVT (JLV) U (p,V) Ref. [154] Ref. [210]
(6) OXIDE 74.18 73.94 -12.42 5.13 251 500
(7) NOX 1564.33 217.20 -2818.00 493.08 424 --
(8) ROXNOX 1468.67 91.22 -lt99.00 142.79 424 794
7.2.3 Nitrided and Reoxidized Nitrided Gate Oxides
The nitridation of silicon dioxide results in several advanta.geous properties which
hav"e motivated considerable research in recent years into its use as a reliable thin
gate dielectric in MOSFETs. Among these advantages are a reduction in interface
state generation under high electric fields [203], reduced sensitivity to radiation [204,
205] and the formation of a diffusion barrier to various dopants and contaminants
(206]. However, the nitridation process also results in several disadvantageous side
effects - namely, an increase in the densities of fixed positive charge [207, 208]
and electron traps [96] in the dielectric and an increase in the density of interface
states [207, 208]. These effects reduce device stability, degrade the inversion layer
mobility and increase llf noise. The reoxidization of nitrided oxides has been found
to overcome some of these problems by reducing tile density of electron traps while
preserving the advantages of nitridation [203, 209, 154].
Since threshold voltage relaxation is highly sensitive to the density of electron
traps, the properties of nitrided (NOX) and reoridized nitrided oxides (ROXNOX)
under large-signal transient stress conditions are of interest as a procedure for char-
acterizing these dielectrics, particularly if they are ever to find applications in high-
accuracy analog applications. In this section we present, for the first time, mea-
surements of threshold voltage relaxation in NMOS and PMOS transistors with thin
(lOOA.) NOX and ROXNOX gate dielectrics.
The devices used for this study were fabricated at the MIT Microsystems Technol-
ogy Laboratory by Gross et al (210] using an optimized 850°C Iow-pressure-furnace
ROXNOX process. Figure 7.29 shows Oscilloscope photographs of the linear region
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threshold voltage shifts in nitrided oxides stressed with ±2V for 10ms, using the
closed-loop measurement circuit of Fig. 6.3 with a gain of 100. Table 7.4 summarizes
the measurement results for lOOA conventional oxides, nitrided oxides and reoxidized
nitrided oxides. Despite the very large standard deviations of the measurements, two
features are immediately apparent. First, NOX and ROXNOX dielectrics exhibit VT
shifts which are a factor of 10-15 times larger than in Si02 control samples [process 6].
ROXNOX devices show slightly smaller threshold voltage shifts than NOX. This be-
havior is consistent with the larger trap densities produced by the nitridation process
and the elimination of some of these traps by l"eoxidation [210]. Second, in contrast
to conventional oxides, PMOS devices in the NOX and ROXNOX processes exhibit
large threshold voltage shifts comparable to the levels observed in NMOS.
Threshold voltage relaxation transients for typical NMOS and PMOS transistors
in processes 6-8 subjected to 10ms of stress at ±2V are shown in Fig. 7.30. The
threshold voltage shifts are clearly greater for NOX and ROXNOX. It is also ap-
parent that the NOX and ROXNOX transients show larger deviations from a strict
logarithmic time dependence than do pure Si02 dielectrics. It has already been shown
that the long-tail relaxation is not strictly logarithmic, even for uniform trap densities
[Fig. 4.11], and this feature is amplified by the large trap densities in nitrided oxides.
Nonuniformities in the trap density may contribute additional curvature.
The relaxation transients for a NOX dielectric are shown in Fig. 7.31, parameter-
ized by stress voltage. The NMOS transistor in Fig. 7.31(a) exhibits the same general
features observed in Si0 2 dielectrics in Sec. 7.2, although of larger magnitude. As in
Fig. 7.7, the VT shift increases proportional to voltage in the positive direction and
shows an abrupt saturation for negative stress voltages.
In the PMOS device shown in Fig. 7.31{b) however, we see exactly the opposite
behavior, saturating for positive gate voltage pulses and increasing steadily with the
magnitude of Y;, in the negative direction. This indicates that holes are being trapped
by oxide traps below the valence band during negative stress. The saturating behavior
for positive pulses has already been described and can be explained by the rapid field
emission of trapped electrons due to high local fields created by the presence of
inversion layer holes when the pulse is removed.
The dependence of the VT shift on stress time is shown in Fig. 7.32 for a NOX
dielectric for several values of stress voltage. The NMOS device shows a nearly
logarithmic time dependence as predicted by the tunneling theory and resembles
Fig. 7.11 for conventional oxides. The PMOS de\ice shows greater departures from
a log time dependence. This can be explained by a large it/cb component [Fig. 4.13]
due to a high interface state density or by to a large Ir / cb component due to lattice
relaxation.
The voltage dependence of the threshold voltage shifts is brought out more clearly
in the LlVT-Y;, plots shown in Figs. 7.33 for NMOS and in Fig. 7.34 PMOS devices
in each of these three processes. The n-channel NOX and ROXNOX characteristics
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Figure 7.35: Initial threshold voltage shift vs. stress voltage with drain-source voltage
as a parameter; NOX NMOS 20/5, VGS - VT = 700mV.
shown in Figs. 7.33 and 7.34 (b) and (c) are simply amplified versions of the Si02
characteristics in (a). While the behavior of the PMOS devices appears new, Fig. 7.34
suggests that the only real difference is in magnitude and that the same features are
present in the voltage dependence of Si02 PMOS transistors at levels too small to be
directly observed with our measurement circuit.
The drain voltage dependence of the VT shifts is shown in Fig. 7.35 which plots
the LlVT-~ characteristics for a NOX transistor at several values of VDS . It can be
seen that the VT shift is approximately constant, decreasing slightly, with increasing
VDS as also found in Sec. 7.2. The weak dependence of ~VT on drain-source voltage
and hence, on power dissipation during stress, rules out self-heating as an explanation
for the threshold voltage shifts.
The dependence of the threshold voltage shift on initial gate bias is shown in
Fig. 7.36 for a NOX NMOS device and shows the same general features as Si02
[Fig. 7.17]. The explanation for this behavior is identical.
The backgate bias dependence of the threshold voltage shift is shown in Fig. 7.37.
Note that the amplitude of the threshold voltage shift in the negative direction,
before saturation occurs, decreases with increasing substrate bias. This may be due
to the encroachment of the source and drain depletion regions into the channel. T\e
length and width dependence data, as discussed above, suggest that there may be a
significant enhancement of the trap density in the regions of the oxide adjacent to
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the source/drain implants. With increasing substrate bias, these regions of high trap
density are shielded by depletion regions from majority carriers that flood the surface
during stress. Note, however, that the amplitude of the threshold voltage shift in
Fig. 7.19 increases slightly, rather than decreasing, with increasing substrate bias.
The reason for this discrepancy is not known.
The temperature dependence of the VT relaxation transients is shown in Fig. 7.38.
The amplitude of the threshold voltage shift for both positive and negative stress
voltages decreases with increasing temperature, as wag found for conventional oxides.
7.2.4 SiIllulation Results and Extraction of Trap Densities
Theoretical considerations have led us to a description of trapping-induced threshold
voltage shifts in terms of components which summarize the mechanism by which a
given oxide trap fills and empties. This description is useful because it allows us to
determine the dominant trap charging and discharging mechanisms and to identify
their characteristic time and voltage dependences. What we observe experimentally,
however, is the superposition of all of these components at once.. Clever choice of bias
conditions can separate Qut some, but not all, of these components. For example,
the it/it and IT/lr components can be suppressed in strong inversion, but the it/cb,
IT / cb and cb/cb components still cannot be individually distinguished. There is no
experiment that allows the components to be isolated for individual observation.
Thus, simulations are useful for deternlining the contribution of each component to
the total.
Program
Due to the difficulties in obtaining exact closed-form solutions for the threshold volt-
age relaxation, the theory presented in Chapters 3 and 4 has been implemented in
a numerical simulation program. The program computes the band bending at the
initial gate-source voltage and at each pulse voltage through an iterative solution of
Poisson's equation, using Fermi-Dirac statistics for the carrier concentrations [Ap-
pendix E.] Thus, the applied stress voltage need not be restricted to the Boltzmann
regime. Temperature dependence enters primarily through the Fermi functions, the
shift in the Fermi level and the activated factors in the interface state and lattice
relaxation time constants [Eqs. 2.1, 3.99 and 3.102]. Other temperature dependent
effects which are implemented, but less important over military temperature range
(-55°C to 125°C) at which the measurements were conducted, are the temperature
dependences of the ionized impurity concentrations [Eqs. E.lS, E.19], the energy gap
and the effective masses [211]. Also temperature-dependent, but not modeled in the
current version of the program, is the correlated mobility term in Eq. 4.104. ~lobil­
ity fluctuations may easily be included in a straightforward manner as described in
Sec. 4.2.
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Each of the components of the threshold voltage shift, as exemplified by Eqs. 4.41-
4.43 and 4.47-4.49, is implemented as a function in the "C" programming language.
The trap density Dot(E, z) is a user-specifiable function of energy and spatial depth.
At each time point, each of the components is integrated numerically over the ap-
propriate energy and depth limits as described in Chap. 4. The two-dimensional
integrations use a 96-point Gaussian quadrature algorithm [212] for fast initial fits,
and a Romberg integration [213] with a specifiable tolerance when greater precision
is required. Because the trap densities which contribute to the threshold voltage re-
laxations resemble delta functions in space [Fig. 4.~], there is a danger, particularly
at very short stress times, of these small pulses slipping undetef:ted between the inte-
gration intervals. This problem is exacerbated in algorithms with a fixed number of
intervals such as Gaussian quadrature. Fortunately, it is usually obvious when such
problems arise, however the only fix is to use an algorithm with a variable number
of intervals, such as trapezoidal or Romberg, with a decreased tolerance. The two-
dimensional integrations therefore tend to be computationally intelisive which does
not permit an extensive optimization of simulation results to the data. Consequently,
the simulations presented in this section represent the results of a few trial runs with
pllysically meaningful parameter values rather than the outcome of an optimized
curve-fitting procedure. The purpose is to establish that the model emulates the
correct physical behavior rather than to achieve perfect fits to the data. Future ver-
sions of the simulator would benefit from enhanced computational methods to make
the program efficient enough so that it could be called iteratively from a nonlinear
optimization program in order to produce superior fits.
In Chapters 3 and 4, detailed theory was presented based on fundamental physics.
Having provided this theoretical understanding, we now seek the simplest possible
model for computa.tional purposes which contains only those elements essential to
the modeling of the experimental data. As in any model, the number of physical
unknowns must be reduced to a managable number through the reduction of certain
quantities to fitting parameters. We use the theory to constrain these values to phys-
ically meaningful ranges. It has been shown that the prefactor of the tunneling time
constant has a relatively weak dependence on electric field, depth, and energy. It is
therefore reasonable, as a first approximation, to treat these prefactors as constants,
which may however differ according to the component as well as between stress and
relaxation. We t'-erefore introduce the model parameters Tebl and Teba which repre-
sent the time conr-.tant prefactors for tunneling transitions with the conduction band
during and after stress, respectively. In a similar way, Titt and Tito respresent the
analogous quant: ties for tunneling to and from interface states. In the case of lattice
relaxation, the time constant prefactor has an important dependence on the electron
concentration, en,~rgy and temperature. The parameters for the LRME model are
the oxide trap capture cross sections, Un and Up, and the energy barriers, ilEBe and
~EBtJ, in Eqs. 3.99, 3.35 and 3.36.
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Simulations were conducted with three versions of the model, which differ only
in the time constant used for traps below the silicon conduction band. The basic
tunneling model uses approximation 1 of Sec. 3.5.5 in which the time constant is
given by Eq. 3.102 with the SRH term Tit neglected. The two-step model uses ap-
proximation 4 of Sec. 3.5.5 with the thermally activated term included in Eq. 3.102.
The lattice relaxation multiphonon emission (LRME) model uses the time constant
of Eq. 3.99. All of these models use the same equations for tunneling transitions with
the semiconductor conduction and valence bands, as described in Sec. 3.4.1.
The WKB factors are calctllated using Eq. 3.18 for tunneling from the conduction
band and approximation 2 of Sec. 3.6 for the two-step process. This approximation
neglects the effect of the oxide valence band on tunneling, which was shown to be
valid due to the large energy barrier and effective mass of injected holes. An improved
approximation can be obtained using Eq. 3.92.
The trap density Dot(E,:c) is effectively an energy and space-dependent parameter
of the model. Thus, fitting the model to the data produces, as a by-product, an esti-
mate of the trap density, provided that the other model parameters have physically
meaningful values. Since the time constant of an oxide trap depends exponentially
on the spatial depth of a trap, measurements of threshold voltage shifts as a function
of stress and relaxation time contain information on the spatial distribution of traps.
Similarly, since the range of trap energies which contribute to the response depends
on the amplitude and polarity of the applied gate voltage pulse, measurements of
threshold voltage relaxation versus stress voltage contain information about the en-
ergy distribution of traps. In principle, it is therefore possible, with a set of threshold
voltage relaxation measurements which is in some sense "complete", to extract oxide
trap spatial and energy distributions. While we have not yet perfected this technique,
or devised a detailed strategy, we shall indicate the basic approach and report on some
estimated trap densities below.
Results
Because of their larger threshold voltage shifts, NMOS devices were chosen for the
simulations in order to minimize uncertainties and experimental errors in the data.
Experimental threshold voltage shifts as a function of stress voltage are shown in
Fig. 7.39, together with simulation results using the two-step model. The decompo-
sition of the total threshold voltage shift into its various components is also shown.
As expected from the approximate models of Sec. 4.4, the it/it component changes
rapidly for stress voltages which drive the electron quasi-Fermi level through the
bandgap and saturates at large positive and negative voltages when the Fermi level
becomes pinned at the band edges. Under the stated bias conditions, the cb/cb and
it/cb components increase proportional to voltage in the positive direction and con-
tribute negligibly for negative voltages. The threshold voltage shift in the negative
direction is overwhelmingly dominated by the it/it component, with a small contri-
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bution from the vb/vb component. This justifies our earlier claim [Sec. 4.4] that the
NMOS threshold voltage shifts arc well described by the the three dominant com-
ponents - it/it, it/cb and cblcb. The total simulated threshold voltage shift shows
excellent agreement with the data.
We must excercise caution, however, in interpreting the simulation results for
large negative voltages, since we have seen that accumulation results in the capture
of majority carriers which are rapidly detrapped by field emission when the surface
returns to inversion. This effect has not been modeled in the simulation program.
Consequently, no attempt is made to extract trap densities at energies below the
valence band in NMOS or above the conduction band in PMOS.
The trap distribution which was used to obtain the fit in Fig. 7.39{a) is given by
the expression
Dot(E, z) = Doe-z / zo + D1 [1 + e(E~EL)/.6.EJ [1 - 1 + e(E!EH)/.6.EH] e-Z / Z1 (7.4)
with parameters as specified in the first column of Table 7.6. Uno and (Tpo are the
interface state electron and hole capture cross sections respectively. Contours of this
distribution at constant z are plotted in Fig. 7.39(b) as a function of energy above the
silicon conduction band edge. The energy distribution shows a broad peak at about
200meV above the conduction band, falling to a lower, more uniform density in the
bandgap. The energy distribution appears to be continuous, which is reasonable
since the long-range disorder of amorphous Si02 would cause substantial broadening
of discrete trap levels.
A single time measurement such as this is not sufficient to uniquely determine the
oxide trap spatial density, which contains more degrees of freedom than the measure-
ment excercises. There may also be finer structure in the energy distribution which is
smoothed out by our large-signal measurements. A more thorough characterization
should include a family of curves like that of Fig. 7.39(a) over a range of stress and
relaxation times. We do not attempt to extract any more detailed information than
the degrees of freedom in our measurement permit. The decrease in the distribution.
at high energies is primarily a mathematical. convenience, since these energies are not
actually probed by the measurement and, in most cases, a trap density which levels
off after the peak (EH -4 00) has been found to provide an equally satisfactory fit.
Nevertheless, all of the NMOS samples which were simulated required a trap distri-
bution of the general form of Eq. 7.4, with slight variations in the energetic position
(EL ) and width (LlEL) of the peak, and the densities (Do, D 1 ).
The two-step model was replaced with the LRME model in Fig. 7.40(a). It is
evident that this model is also capable fitting the experimental data, with the param-
eters specified in column 2 of Table 7.6. The resulting oxide trap distribution is shown
in Fig. 7.40(b) and, not surprisingly, differs somewhat from that of Fig. 7.39(b). The
extracted trap distribution depends somewhat on the model assumed for the filling of
traps below the Fermi level, although this may result in part from errors in the values
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Process ell
Model ~ 2-step ]
Do (em-3 ) 7.0 X 1016 4.4 X 1016 6.0 X 1018 2.5 X 1016 1.0 X 101~
D 1 (em-S ) 2.3 X 101''- 1.6 X 1017 2.9 X 1017 2.5 X 1017 3.4 X 1018
EL (eV) 0.1 0.1 0.1 0.0 0.0
IlEL (eV) 0.1 0.1 0.1 0.025 0.025
EH (eV) 0.3 0.3 0.3 00 00
aEH (eV) 0.1 0.1 0.1
ZO (A) 5 3.0 5.0 5.0 5.0
Zl (A) 20.0 20.0 20.0 50.0 50.0
Tcbo (s) 1.0 X 10-10 1.0 X 10-10 1.0 X 10-8 1.0 X 10-10 1.0 X 10-8
Tebl (8) 1.0 X 10-10 1.0 X 10-10 1.0 X 10-8 1.0 X 10-9 1.0 X 10-9
Tito (8) 1.0 X 10-10 1.0 X 10-10 1.0 X 10-8 1.0 X 10-8 1.0 X 10--7
Titt (s) 1.0 X 10-10 1.0 X 10-10 1.0 X 10-8 1.0 X 10-9 1.0 X 10-8
uno (cm2 ) 1.0 X 10-15 1.0 X 10-15
Upo (cm2 ) 1.0 X 10-15 1.0 X 10-15
AEBc (eV) 0.0 variable
LlEBv (eV) 0.0 variable
Un (cm2 ) 1.0 X 10-17 ·Mable
Up (cm2 ) 1.0 X 10-17 variable
....
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for some of the other parameters. Nevertheless, this emphasizes the importance of
identifying the dominant mechanism if this technique is to be used for the accurate
extraction of oxide trap densities. The fact that either model is capable of fitting the
data makes an experimental determination of the dominant mechanism difficult. We
also note, from Eq. 4.104, that the correlated mobility term will affect the magnitude,
but not the shape, of the extracted trap distribution. These questions regarding the
relative importance of various mechanisms must be precisely quantified before this
method can be used to reliably extract oxide trap distributions.
Relaxation transients for an NMOS transistor stressed at ~ = 5V for 10ms are
shown in Fig. 7.41(a} at several different temperatures. Simulations using the two-step
model are also shown and successfully predict the decrease of the threshold voltage
shift with increasing temperature. The deviations from a strict logarithmic time
decay are also well modeled. The decomposition of the total threshold voltage shift
at T=-30°C into its components is shown in Fig. 7.41(b). An increasing trap density
above the conduction band [Table 7.6] is necessary in order to obtain the correct
temperature dependence. This is consistent with the discussion of Sec. 4.5, in which
it was found that the temperature dependence for positive pulses was governed, in the
two-step model, by (1) the movement of the Fermi probe to lower temperatures with
increasing temperature, (2) a trap density increasing in energy above the conduction
band.
Since the LRME and two-step models have very different temperature dependences
in strong inversion [Sec. 3.8], it is interesting to compare their performance in this
regime. The temperature dependence of the threshold voltage shift in Process 2
after lOms of stress with V~ = 5V, followed by a O.57ms delay is shown in Fig. 7.42.
Figure 7.42(a) shows simulations using the two step-model with the same parameter
set as used in Fig. 7.41. The model provides an excellent fit to the data. The LRME
model was used with the same parameter set but with the capture cross section
Un = Up in the LRME time constant [Eq. 3.99] adjusted such that both models give the
same A VT at room temperature. The LRME model is also capable of fitting the data,
as shown in Fig. 7.42(b), but only when the barrier height ilEB is zero. The figure
shows that the exponential decrease in the time constant with increasing temperature
causes the threshold voltage shift to increase rapidly with temperature, contrary to
the data. This effect which becomes more pronounced with increasing values of
LlEB. Since reported values for AEB range from 100-600 meV [116], the temperature
dependence does not lend strong support to a lattice relaxation lnechanisms for the
threshold voltage shifts. In Sec. 4.. 5, it was shown that, neglecting correlated mobility
fluctuations, the temperature dependence for negative pulse voltages was dominated
by the activated nature of the two-step and LRME time constants for deep traps
when the free carrier concentrations are low. This is investigated in the L.iVT versus
stress voltage characteristics shown in Fig. 7.43. Simulations using the two-step model
are shown, with the same parameters as Fig. 7.41, and correctly model the abrupt
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step in the characteristic at low temperatures as the Fermi level passes through the
bandgap. At higher temperatures the saturation level decreases and the transition
broadens. This behavior, which has already been explained in Sees 4.5 and 7.2.2, is
well modeled.
Figure 7.44 compares the various models; the basic tunneling model [Eq. 3.102
with Tit = 0], the two-step model [Eq. 3.102] and the LRME model [Eq. 3.99], on the
data of Fig. 7.43. The trap densities in all cases were identical, as specified in Ta-
ble 7.6. These trap densities were obtained by fitting the data to the two-step model
at T = -30°0 and consequently, the LRME model with the same densities does not
produce an optimal fit. It is assumed that D.EB = 0 in the LRME model for the rea-
sons described above. At high temperatures (T=125°C), the time constants are all
nearly temperature-independent and all the simulation results show the same qualita-
tive behavior [Fig. 7.44](a). As the temperature is decreased to -30°C [Fig. 7.44(b)],
the time constant in the basic model remains unchanged and the threshold voltage
shift is underestimated. The two-step and LRME models, both of which contain
thermally-activated factors of the same form, show an abrupt transition to a larger
saturation level.
It can be concluded, at this point, that both the LRME and two-step processes
are plausible mechanisms for the filling of traps below the conduction band energy,
provided that D"EB = 0 in the former. Under this condition, it would be difficult to
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distinguish these two mechanisms using our measurements. However other techniques,
e.g. llf noise [116], do not find the barrier height to be zero. While our temperature
measurements appear to favor a two-step process, it is possible that unmodeled effects,
e.g. mobility fluctuations, may offset the positive temperature coefficient of LlVT due
to lattice relaxation and bring the theory back in line with the data. Therefore,
it is not possible, on the basis of these measurements, to confirm which of the two
mechanisms dominates and further research in l:his area is needed.
The dependence of LlVT on initial gate bias is shown in Fig. 7.45, using data from
Fig. 7.16. The model, using the parameter set of column 3 in Table 7.6, accurately
predicts the decrease in ~VT with increasing initial level of inversion. The reason for
the decrease was discussed in Sec. 7.2.2 and is indicated schematically in Fig. 7.45(b).
At low Vas, a large concentration of traps above the initial Fermi level are empty and
can be filled during stress, contributing to the theshold voltage shift. Increasing the
initial gate bias tends to pin the Fermi level against the conduction band, restricting
its movement, and band bending in the oxide pulls the peak of the trap distribution
below the Fermi level where the traps are always filled. Positive pulses are then less
effective in filling oxide traps. The reverse argument holds for negative pulses.
A family of AVT curves for different stress voltages are plotted in Fig. 7.46 versus
stress time. The parameters for the simulation are given in column 4 of Table 7.6.
Considering that no curve fitting was done, the model shows good agreement with
the data over voltage and time, including the abrupt transitjon for negative pulse
voltages.
Simulations have also been conducted for NOX NMOS transistors, using the two-
step model with a trap distribution having the same form as Eq. 7.4 with parameters
as given in column 5 of Table 7.6. Figure 7.47 shows a simulated relaxation transient,
indicating the decomposition by component. The largest contributions are from the
chlcb component which shows a log(time) dependence and the it/cb component which
contributes to the curvature through the log2(time) dependence (Eq. 4.78). The it/it
contribution is smaller and shows a strong log(time) dependence. All of the other
components are negligibly small at these stress levels.
Threshold voltage shifts on the same device are plotted in Fig. 7.48 as a function
of stress voltage for a stress time of 10ms. In Fig. 7.4B(a), the components of the
threshold voltage shift are shown and the total shift successfully models the data,
saturating for negative voltages and increasing approximately linearly in strong in-
version. In Fig. 7.48(b), the same experiment is conducted at several values of stress
time. While the simulation is not perfect, it exhibits good qualitative agreement
with the data. The simulation in this case used the basic tunneling model, with a
temperature-independent time constant, and therefore the modeled step is less abrupt
than the data shows. This problem can be remedied by adding the thermally activated
term Tit to the tunneling time constant [Eq. 3.102], as shown in Fig. 7.43.
As expected from their larger threshold voltage shifts, the extracted trap densities
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Figure 7.47: Simulated relaxation transient showing decomposition by mechanism.
7.2. THRESHOLD VOLTAGE RELAXATION 217
,
",,
"".~ .
"" ....~~...-_.
~.,. .-
.•.""-~-~ _._._._._._._.-
Total
--------. cb/cb
---- itlcb
----- itlit
NOX NMOS W/L=20flm/Sflm
ts=10ms VGs-Vr=1.0V Vos=200mV
o
>~
""-"
..
....
:c
en
CD
C)
C\1
...
~
'C
a
.c
enQ)
t-
.c
...
-5 -2.5 0
Vstress (Volts)
(a)
2.5 5
• ts=10ms
o tg= 1OOJ.1S
o ts=l J..Ls
1000.0
0.0
NOX NMOS
W=20J,.Lm L=5J.UT1
VGS~VT=1.0V
Vos=200mv
6.04.0~2.0 0.0 2.0
Stress Voltage (Volts)
(b)
-4.0
~1000.0 '------.. ..........__~ ""______..Io ____
-6.0
Figure 7.48: Dependence of initial threshold voltage shift on pulse amplitude, NOX
NMOS 20/5, VGS - VT = 1. IV, VDS = 200mV (a) Breakdown by component (b)
Parameterized by stress time.
218 CHAPTER 7. EXPERIMENTAL AND SIMULATION RESULTS
in nitrided devices were larger than for conventional Si02 dielectrics. The trap den-
sities D1 and Do in Table 7.6 show good correlation with observed threshold voltage
shifts as given in Tables 7.2 and 7.4 under positive and negative gate voltage pulses,
respectively. They also show good agreement with oxide trap distributions extracted
using Ilf noise measurements [51, 214].
We make one last observation on the apparent reduction in the oxide trap density
with energy below the conduction band edge. This observed decrease may not in
fact be real, but may appear artificially low as a result of the screening or "filtering"
action of the interface states through which the oxide traps charge in the two-step
mechanism. Above the conduction band, where inversion layer electrons flood the
interface, all of the oxide traps are accessible to tunneling electrons, whereas below
the conduction band, only a small fraction of the traps are accessible, as determined
by the probability that an interface state and an oxide trap happen to fall within
tunneling distance. Since this probability is not taken into account in the model, the
oxide trap density below the conduction band may be artificially low.
7.2.5 Relation to l/f Noise
We have postulated that threshold voltage relaxation is a large-signal manifestation
of the tunneling of channel charge carriers to and from near-interface oxide traps.
Since l/f noiEe is a small-signal manifestation of the same mechanism, it follows that
there should be a strong correlation between the two. Such a correlation has already
been demonstrated in a previous study [10]. In this section we pursue this relation
further.
In Chap. 4 expressions were derived for the various components of the trapping-
induced threshold voltage shift. In the tunneling-limited regime where Tot/it » Tit,
e.g. in strong inversion, all of these components reduce to simple first order rate
equations and can be lumped into one expression of the form
q ft oe J~,VT ~ COlf: Jo dz dEDot(E,z)[J(E + q£z) - fo(E + q£oz)]
x [1 - e-t,/TOC(lf:)] e-t./T:,(lf:) (7.5)
where it has also been assumed that the trapped charge is close enough to the interface
so that (toz - ~)/toz ~ 1. We shall be interested in strong inversion, where the
tunneling occurs near the silicon conduction band and the oxide trap time constant
is given by Eq. 4.51,
(7.6)
For the Si/Si02 system with M* = O.42mo ' and <Pc - 3.13eV, the characteristic
tunneling depth is X o = O.85A.
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In a model of l/f noise bas,~d on carrier number fluctuations, the power spectral
density of the equivalent gate voltage noise is [29]
(7.7)
with Tot given by Eq. 7.6. The factor f(E)[l - f(E)] resembles an impul£e centered
around E = EFn so that the integral in Eq. 7.7 can be carried out, giving
(7.8)
Thus, the l/f noise probes the oxide trap density immediately adjacent to the electron
quasi-Fermi level in the silicon. In contrast, the probe function AI = f - fo in Eq. 7.5
resembles a broadened pulse as shown in Fig. 4.16. Thus VT relaxation contains
information on the oxide trap density over a much wider range of eriergies than does
l/fnoise. Nevertheless, since the expressions 7.5 and 7.7 for the threshold voltage shift
and the mean squared gate voltage noise are both directly proportional to the oxide
trap density, they are expected to be closely correlated as long as Dot(E, z) varies
relatively smoothly with energy over the range of interest. However, if Dot(E, x)
varies rapidly with energy, then the VT relaxation measurement may probe regions
of greater or lesser trap densities than are accessible to the l/f noise measurement,
weakening or destroying the correlation.
Figure 7.49 supports this theory. Threshold voltage relaxation transients are
shown in Fig. 7.49(a) for 20p,m/5JLm NMOS transistors in three different processes.
The devices are biased initially with VGS - VT =O.5V and VDs=O.5V a.nd pulsed with
~=5V for a period of 10ms. Figure 7.49(b) shows l/f noise measured in these same
devices under identical bias conditions. The l/f noise measurements were obtained
using a Quan-Tech 5173 Semiconductol Noise Analyzer and an HP 3561A Dynamic
Signal Analyzer. A strong qualitative correlation between l/f noise and the trapping-
induced VT shift is readily apparent.
In order to quantitatively correlate the two sets of measurements, we must take
into account the geometry dependence of the constant of proportionality. For a given
set of stress and bias conditions, Eqs. 7.5 and 7.7 imply
ATT WLCoz-v;2
~ vT ex: GS
q
(7.9)
This does not take into account the fact that, for a given ~, the oxide band bending
and hence LlVT depend on toz . We shall correct for this below. In order to get some
idea of the correlation, Fig. 7.50 plots W~CO.VCS 2 (V) at 100 Hz together with the
initial VT shifts (td=lms) for ~ = ±5V in five different processes. Values are also
given for the correlation coefficients r+ and r _ of the l/f noise data with the positive
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Figure 7.49: Comparison of three different 20/5 NMOS transistors (a) threshold
voltage relaxation transient (b) l/f noise.
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and negative threshold voltage shift data respectively. The correlation coefficient
between :c and y is defined by [215]
r = E(zy) - E(z)E(y) (7.10)
(TzlrJl
where E(z) is expected value of z and tTz its standard deviation. A high degree
of correlation is evident in both NMOS and PMOS devices. PMOS transistors ex-
hibit very much lower levels of both I/f noise and VT shifts [note the scale change in
Fig. 7.50(b)]. Deviations may be explained by nonuniformities in the trap distribu-
tion, as well as by experirnental errors in the determination of the small VT shifts,
especially for PMOS devices. Note that the correlation is stronger between l/f noise
and the VT shift in the direction of strong inversion (positive pulses for NMOS, nega-
tive pulses for PMOS). This is reasonable since, in strong inversion, the range of trap
energies probed during the Ilf and VT measurements are more nearly equal due to
the pinning of the Fermi level, i.e. the threshold voltage probe ill = f - fo reduces
to the Ilf noise probe 10(1 - fo).
For pulses of the opposite polarity, the Fermi level sweeps across the bandgap
and the threshold voltage measurement probes traps far outside the range which
contributes to l/f noise.
In order to obtain a first-order estimate of the actual value of the threshold voltage
shift expected from a device with a given l/f noise, we begin by assuming a uniform
trap distribution Dot(E,:c) = Dot. As shown in Sec. 4.4, Eq. 7.5 can then be written
.6.VT = qDot (EF _ EFO) r
t
- [1 _ et./-rot(z)] e-t.. /-rot(z)dz
Coz 10
_ q(£ - £o)Dot roe z [1 _et./-rot(z)] e-t.. /-rot(z)dz
Coz 10
These are just the it/it and it/cb components of Sec. 4.4. The cblcb component does
not enter because we assumed a step Fermi function. In strong inversion EF ~ E FO
so that the first (it/it) component does not contribute and the second integration can
be carried out to give
.6.VT::::: q2DotZo2~ [ln2 (!!) -ln2 (t.,.)] (7.11)
2€oz To To
From Eqs. 7.8 and 7.11, the relation between l/f noise and threshold voltage shift in
strong inversion can be written
-2 [2 (t.) 2(tr )]
.6.VT = eVes f~ In To - In To
where C (V-2 ) is a constant given by
e = zoEozWL
2kTt~z
(7.12)
(7.13)
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Figure 7.50: l/f noise at 100 Hz and peak VT shifts for various processes (a) NMOS
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7.2. THRESHOLD VOLTAGE RELAXATION 223
Table 7.7: Comparison of measured VT shifts with estimates based on l/f noise.
NMOS PMOS
LlVT (~ = +5V) aVT (~= -5V)
--1/2 --1/2
Process C VGS 2 measured predicted VGS 2 measured predicted
I 3.0e4 436 255 227 66 -4 -5
2 1.5e5 343 754 701 53 -34 -13
3 1.25e4 728 481 263 67 -13 -2
4 1.47e4 263 38 40 28 -3 -0.5
5 5.87e4 510 551 607 71 -14 -12
Using To = 10-10s [29] and Za = O.SSA, the threshold voltage shift for ~ =5V at
t. =10ms and tel =lms can be estimated from the gate voltage noise at one frequency.
Table 7.7 lists the gate voltage noise at 100 Hz, the value of 0, and the measured
and estimated VT shifts. Since the approximation is only valid in strong inversion, VT
shifts for NMOS and PMOS transistors are tabulated only for ~ = +5V and -5V,
respectively. The estimated and measured VT shifts agree well within the approxima-
tions of the analysis and experimental error.
A strong correlation between l/f noise and threshold voltage relaxation has been
demonstrated. However, in the above discussion we have glossed over differences
in the various components of the VT shifts as well as nonuniformities in the oxide
trap spatial and energy distributions. These factors can be rigorously accounted for
through a comparison of the trap spatial and energy distributions extracted using
each of the two techniques. In principle, VT relaxations can be measured over a
range of biases to reconstruct the oxide trap distributions in both energy and space.
Jayaraman et al [214, 51] have devised a I/f noise technique to measure the oxide
trap density near the silicon conduction band edge. This technique has been used to
measure the density of traps at a depth of 5 - 9A from the interface over an energy
range 25 < E - Ec < 40meV. Reported trap densities in NMOS devices are on the
order of 1 x 1017cm-3 eV-1 in conventional oxides and 5 x 1017 - 1 x I018cm-3 eV-l
in NOX and ROXNOX dielectrics [51]. These values are consistent with the trap
densities required to fit threshold voltage relaxation data; however further research
in this area is needed.
7.2.6 Circuit Issues
Model
The effects of threshold voltage relaxation on circuit performance depend on circuit
topology, the speed and accuracy required, as well as on bias conditions and the
specific sequence of inputs to which the device of interest is subjected. In order to
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Figure 1.51: Simple SPICE subcircuit model for VT relaxation.
obtain a quantitative estimate of the impact of trapping-induced threshold voltage
shifts in a specific application, it is desirable to have a simple model for use in a
circuit simulation environment such as SPICE. Such a model need not be based on
rigorously correct physics, but must be computationally efficient and characterized by
relatively few parameters which can be easily extracted from a small set of measured
data.
Figure 7.51 shows a simple circuit model with which threshold voltage relaxation
can be simulated. The topology is based on Dow's model for dielectric relaxation in
a capacitor, as discussed in Sec. 5.2. Each of the N rungs of the RC ladder represents
an oxide trap, with increasing time constants corresponding to deeper traps according
to Eq. 4.51. In response to a gate voltage pulse ~VG = ~, the current which charges
the capacitors is given by
N IT
I(t) = E --!!..e-t/T"j (7.14)
i=1 R;
where Tj = RjC;. The resulting threshold voltage shift, assuming all the trapped
charge Qot is close to the interface, is
(7.15)
The integration is performed by the second network consisting of a dependent current
source with gain A, charging a capacitor CO2 shunted by a large resistor RBIG to
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Figure 7.52: Measured VT relaxation data and simulations using SPICE model (t. =
10ms).
provide a DC path to ground. The output is
(7.16)
A dependent voltage source in series with the gate terminal of the MOSFET reduces
the external Vas by the amount LlVT as shown in Fig. 7.51(b), effectively increasing
the threshold voltage.
It was shown in Sec. 4.4 that ill strong inversion the threshold voltage shift is
given by
(7.17)
The constants A and component values C; and R; can be chosen to make Eqs. 7.16
and 7.17 equal for a given partioning of the oxide into slices tlzj . In practice these
parameters are best determined by iteration to achieve a required degree of fit to a
set of experimental data.
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Figure 7.53: Simulated pulse response of a differential pair using the SPICE VT
relaxation model.
Figure 7.52 shows a set of Vr relaxation transients at several values of v;, together
with simulations using the model of Fig. 1.51. Three time constants, spaced about a
factor of ten apart, were sufficient to fit the data over the time range shown. In order
to accurately model shorter time scales, it may be necessary to add more rungs to
the ladder with shorter time constants. The agreement of model with experiment {or
positive v;, is quite good. Since the model is symmetrical however, it fails to model
the nonlinearity and saturation for negative voltage pulses. Nevertheless, the quality
of the fit is probably satisfactory for most circuit simulation purposes.
Improvements to the model could be easily made by making the dependent VG
source in Fig. 7.51(a) a nonlinear function of Vo in the gate terminal [Fig. 7.51(b)].
For example, an ideal diode could be used to implement the unipolar a VT-v;, char-
acteristic of a device with a backgate bias.
Figure 7.53 shows an example of the use of the model to simulate the output of an
NMOS differential pair subjected to gate voltage pulses of amplitude 5V of varying
durations. During the pulse, the differential output voltage VOD goes positive. When
the pulse is removed at time t = 15ms, the output does not return to zero, but
overshoots in the negative direction due to electrons trapped in the oxide of Ml,
increasing its VT. The amplitude of the initial overshoot increases with stress time
and pulse amplitude, and decays with a long tail, as observed in measurements of
MOS differential pairs [10, 62].
While the VT relaxation model increases circuit simulation time somewhat, it is
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Figure 7.54: Measured and simulated relaxation transients in process 2 using the
SPICE model (t. = lOps).
only necessary to include the model in critical devices. For example, in a comparator
or operational amplifier, it is normally sufficient to model only the input devices since
VT shifts in later stages are usually negligible when referred to the input.
Effect on Circuit Accuracy
As discussed above, the effects of threshold voltage relaxation on circuit performance
depend on the specifics of the circuit architecture and input waveform. The best way
to evaluate the effects of threshold voltage relaxation is by simulation under a range
of worst-case inputs, using a model such as that presented above. In order to get
some idea of the ardel' of magnitude of the error expected, consider an analog-to-
digital converter with full-scale voltage VREF o~~tating at a clock frequency fCLK-
As a figure of merit, we take the threshold voltage shift after a delay t,. = 1/ fCLK,
following stress at a voltage v;, = VREF/2 for a duration t. = 1/ fOLK- Thus, higher
clock frequencies allow less time for traps to fill during stress, but also allow less time
for emission before sampling the threshold voltage shift.
As an example, in most analog-to-digital converters, the input stage of a com-
parator will be subjected to half the reference voltage for one clock period during the
MSB comparison. If the input device has not recovered from this stress by the end of
the following clock period, i.e. if there is a residual threshold voltage sllift, an error
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Figure 7.55: Accuracy (in bits) versus clock frequency with reference voltage as a
parameter..
can occur on the next bit decision. Other types of circuits may be subjected to more
severe stress conditions, as for example a sample-and-hold, in which the magnitude
and duration of the stress depends on the specific input being sampled. Our figure
of merit does not represent a worst ca.se stress condition but provides a reasonable
basis for estimating circuit performance.
The closed-loop measurement circuit cannot recover from stress fast enough to
accurately observe the threshold voltage shift I-lOlLS after stress, but simulations
enable us to do so. Figure 7.54 shows the model of Fig. 7.51 fitted to data from an
NMOS transistor in Process 2 with the parameters shown. From the figure, it is clear
that the threshold voltage shift lOlLS after 5V of stress for lOps is about 390p,V. Since
an LSB is VREF/2N , for ±1/2 LSB relative error, this represents an accuracy of 13.65
bits.
Figure 7.55 plots accuracy, in number of bits at the ±1/2 LSB level, as a function
of clock frequency using
(
VREF )
N = 3.3221og10 LlVT(l/ fCLK ) - 1
where N is the number of bits. The figure was generated with the exact numerical
simulation model using the parameters in column 3 of Table 7.6. The results show
that, for this process, the error due to threshold voltage relaxation is on the 13-
7.2. THRESHOLD VOLTAGE RELAXATION 229
14 bit level. The device chosen represents a "typical" sample and results will vary
considerably among processes, as shown in Table 7.2.
The accuracy increases slightly with decreasing reference voltage, indicating that
the VT shift falls of[ faster with decreasing stress voltage than does the size of the
LSB. The reference voltage dependence is not strong however, since the threshold
voltage shift is approximately proportional to stress voltage as shown in Fig. 7.54 and
discussed in Sec. 4.4. Nonuniformities in the trap distribution may lead to additional
reference voltage dependence.
The accuracy is relatively insensitive to frequency over most of the range of interest
(lOkHz-IMHz), due to the tradeoff between increasing stress time, which increases
the time available for traps to charge and increasing relaxation time, which allows
more emission to take place. The simulation indicates that accuracy increases at very
high frequencies when the traps do not h.ave time to respond to any significant degree.
Minimization of the Threshold Voltage Shifts
The most direct way to minimize threshold voltage relaxation effects in circuits is
to eliminate the source of the problem by reducing the density of oxide traps and
interface states through improved processing technologies. As indicated in Tables 7.2-
7.5 the variation of the magnitude of the threshold voltage relaxation between different
processes may span one or two orders of magnitude. Further work is required in
order to correlate these differences with processing conditions. In any case, threshold
voltage relaxation effects should be an important consideration in choosing a process
for sensitive analog applications. Since this degree of freedom is usually not available
to the circuit designer, we seek bias conditions for the minimization of the threshold
voltage shifts.
It has been shown that the application of a substrate bias greatly reduces the
magnitude of the threshold voltage shift for pulses which drive the device into accu-
mulation. Strong inversion operation can, to a lesser extent, suppress the threshold
shift in the direction of inversion. The maximum benefit that can be obtained through
adjustment of bias conditions occurs when these conditions are satisfied simultane-
ously. Figure 7.56(a) shows the relaxation transient for an NMOS transistor stressed
with ±5V for lOllS. The application of a substrate bias eliminates most of the neg-
ative VT shift while operation in very strong inversion reduces the positive shift by
about a factor of two.
In most conventional Si02 dielectrics, PMOS devices exhibit lower threshold volt-
age shifts than NMOS, so that PMOS devices should be used whenever possible in
critical areas 5uch as input stages of comparators or operational amplifiers. There are
exceptions to this rule, however, as exemplified by NOX and ROXNOX dielectrics.
When the above bias conditions are used in conjunction with PMOS devices, the
minimum threshold voltage shifts are obtained. Figure 7.56(b) shows a PMOS device
stressed with ±5V for 10ms. This device is typical of most of the PMOS transistors
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Fig"lre 7.57: Recovery voltage vs. relaxation time for a capacitor with a LPCVD Si0 2 •
shown in Table 7.2 in that the threshold voltage shift is greater for positive than
for negative stress voltages, consistent with electron trapping. This situation is very
fortunate, because the simple application of a backgate bias then results in a device
with minimal VT shifts in both directions, as shown in Fig. 7.56(b). This fix is
not guaranteed to work, since some devices may exhibit larger shifts in the negative
direction, e.g. process 3 in Table 7.2, however it has been found to be effective in most
of the devices tested. It is important, when using this technique, that the backgate
bias be comparable to the largest anticipated stress voltage so as not to cross over
the step in A VT - ~ curve.
7.3 Dielectric Relaxation in Capacitors
In this section we present measurements of dielectric relaxation in capacitors ~ogether
with simulated results using the models developed in Chap. 5. Two types of dielectric
were tested. One set of capacitors has an LPCVD Si02 dielectric between a T-iSi2
bottom plate and a Al-Si top plate. The second structure consists of a TiSi2 bottom,
plate followed by 600A. LPCVD Si02 , 150A. Si3N4 and a Ti-W top plate. The devices
for this study were provided by Texas Instruments Inc. and are described in greater
detail by Fattaruso et al [166]. In Si02 capacitors stressed for lOllS and discharged
for Ip.s, the recovery voltage that de"elops as a function of time after the capacitor
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Figure 7.59: Recovery voltage vs. relaxation time with stress time (t.) as a parameter.
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Figure 7.60: Recovery voltage vs. relaxation time with discharge time (td) as a pa-
rameter.
is open-circuited is shown in Fig. 7.57. Also shown is the simulated recovery voltage
using Eq. 5.30 with
Dot = 1.7 x l017cm-3 eV-1
Toc: = l.Ops
Toe
-
l4.3ps
3:0 = 0.74.4
We have seen in Fig. B.4 that the actual value of the time constant depends on
the energy of the tunneling electron. Nevertheless, we shall follow the traditional
practice of using an "average" value to serve as a fittir _j parameter in the model,
keeping in mind that by doing so the parameter loses to some extent its physical
meaning. Typical values of To reported in the literature range from 10-13-10-8 s
[73, 72, 216, 29] for Si02 and may be as high as 5 x 10-4 8 for polymers [197].
The data shows a good fit to the linear voltage dependence and the log-a time
dependence predicted by the model. The asymptotic recovery voltage, defined as the
final value of the recovery voltage, expressed as a fraction of the stress voltage, is
approximately 21ppm. For an AID converter with a full-scale voltage of 5V, this
represents an error at the 16-bit level.
Experimental (solid line) and simulated (dotted line) results for nitrided dielectrics
under the same stress conditions are shown in Fig. 7.58. The asymptotic recovery
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Figure 7.61: Temperature dependence of the recovery voltage. (a) relaxation tran-
sients parameterized by temperaturE: (b) asymptotic recovery voltage vs. temperature.
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voltage is about 600ppm, a factor of 20 times larger than in pure Si02 • This represents
an error at the II-bit level for a converter with a 5V reference voltage. These mea-
surements are in good agreement with the measurements of Fattaruso et al [166]. The
larger recovery voltages in nitrided capacitors is not surprising based on the higher
threshold voltage shifts observed in MOSFETs with nitrided oxides [Sec. 7.2.3]. The
parameters required to fit the data in Fig. 7.58 are
Dot(E) { 7.5 x 1Q19cm-3 eV-
1 v;, > 0
- 7.0 x l019cm-3 eV-1 v;, < 0
Toe
-
5.0ns
Toe
-
lO.Ons
:Co - 0.74A
The trap density for the nitrided dielectric is several hundred times greater than in
the Si02 dielectric.
Because of the low levels of dielectric absorption measured in Si02 dielectrics,
which border on the resolution capabilities of the test circuit, nitrided dielectrics
are used as the vehicle for the remainder of the measurements in this section. The
recovery voltage increases with stress time as shown in Fig. 7.59. Also shown is the
theoretical result (solid line) using the same model and parameter set as in Fig. 7.58.
The model also accurately predicts the observed decrease of the recovery voltage with
increasing discharge time, as shown in Fig. 7.60.
The temperature dependence of the relaxation recovery waveform is sh9wn in
Fig. 7.61. The asymptotic recovery voltage exhibits a small and nearly linear increase
with temperature with a coefficient of approximately 2p,VJOC. Since the plates are
degenerately doped, movement of the Fermi level with temperature is limited and
the temperature dependence arises primarily from the spread of the tail of the Fermi-
Dirac distribution function with increasing temperature. Thus, in an elastic tunneling
model, a positive temperature coefficient can be explained by a trap distribution which
increases with energy above the Fermi level. Note that mobility fluctuations do not
enter the problem because there is no current flow. Using the exact model of Eqs. 5.11
and 5.16, the temperature dependence can be fit with a trap density of the same form
as Eq. 7.4,
Dot(E, z)
-
Tot -
r:t -
cPcb -
{7.5 X 1019 + 6.0 X 1020 [1 + e-<2oe-E)/Oo02Srl } exp[-xj50.0 x 10-8]
1.43ns
9.1ns
2.7eV (7.18)
In this case, since the plates are essentially metallic, it is convenient to measure
the energy E downward from the oxide conduction band. This trap distribution
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represents a Fermi function which increases from 7.5 x 1019 to 6.0 X 1020 cm-3 eV- 1
at an energy 2.6eV below the oxide conduction band, and falls off exponentially with
depth from the interface to e-1 of its value at the surface at a depth of 50A. These
theoretical results show a good fit to the data as shown in Figs. 7.61(a) and (b).
It should be noted that other mechanisms, such as lattice relaxation multiphonon
emission, as discussed in Sec. 3.2.2 may also explain the positive temperature co-
efficient. With increasing temperature lattice vibrations increase, modulating trap
energy levels so that previously inaccessible trap energies can be accessed by tunnel-
ing electrons. However, the present set of measurements is incapable of discriminating
between such a mechanism and the model proposed above. Further work is required
in order to determine the importance of lattice relaxation on both dielectric relaxation
in capacitors as well as on threshold voltage relaxation in MOSFETs.
Chapter 8
Conclusions
8.1 Summary
This thesis has investigated the dynamics of charge trapping by tunneling to and
from pre-existing oxide traps under stress conditions relevant to analog integrated
circuits. In transistors this manifests itseH in the form of transient threshold voltage
shifts; in capacitors~ as dielectric relaxation. An important difference between these
stress conditions and those used in many previous studies is that (1) carriers are not
injected into the oxide bands and (2) new traps are not generated during stress.
Experimentally, NMOS transistors with Si02 dielectrics subjected to momentary
(Ips-1ms) gate-source voltage pulses of moderate amplitude (1-5V) exhibit effective
threshold voltage shifts on the order of lOOILV to ImV which relax over a very long
period of time (lO-100ms). This problem is of concern because of its implications
on the performance of MOS devices in high-accuracy a.nalog circuit applications, for
example operational amplifiers and comparators in analog-to-digital and digital-to-
analog converters. The magnitude of the threshold voltage shifts in PMOS transistors
are about an order of magnitude lower than in NMOS.
8.1.1 Theory
While the tunneling mechanism is certainly not new, previous experiments have over-
looked the voltage and time scales of interest to analog circuits and existing tunneling
theories, while assuming that electrons can be exchanged with oxide traps at different
energies, have not been precise about the mecha~l1ismsby which such exchange takes
place. A central theme of this thesis has been the development of a rational and
consistent framework for the treatment of tunneling problems under large-signal bias
conditions within which oxide band bending, temperature and trap nonuniformities
in space and energy can be handled.
It was found that elastic tunneling from the conduction band alone cannot explain
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the magnitude or the voltage and time dependence of the observed threshold voltage
shifts. The data can be explained, however, by assuming that carriers tunnel into
oxide trap energy levels which are lowered below the conduction band during stress.
Various mechanisms were discussed by which such an energy loss could occur between
the initial and final states in the tunneling process. Inelastic tunneling, through the
assistance of phonons or other elementary excitations, is an improbable process and
was neglected. However, energy may be dissipated by a thermal transition at the
interface, preceeded or followed by an elastic tunneling transition (two-step process),
or energy may be lost to the lattice after the electron has tunneled into an excited
state of an oxide trap (lattice relaxation multiphonon emission).
A general model for the threshold voltage shift resulting from a momentary large-
signal gate-source voltage pulse was derived based on these mechanisms. Time con-
stants for each of these processes were derived using Bardeen's theory. It was found
that when tunneling is the rate-limiting step, the time constant of the two-step pro-
cess exhibits the expected exponential dependence on depth. Under certain conditions
however, e.g. for deep traps or at low temperatures, the thermal process may become
rate-limiting and the time constant becomes thermally-activated. In general the time
constant lies between these two extremes. The time constant for the tunneling/lattice
relaxation process is also thermally- activated and depends exponentially on depth.
Bec£,use of this similarity, it is difficult to distinguish between these two processes
based on voltage and time measurements alone. In strong inversion, however, the
two-step time constant is temperature-independent while the lattice relaxation time
constant remains activated due to the barrier height /lEs .
Correlated mobility fluctuations, due to coulombic scattering of inversion layer
charge carriers from charged oxide traps, can also contribute to an equivalent gate-
source voltage shift. While this effect was not explicitly included in the simulations,
it can be incorporated in a straightforward way_ In a model in which the scattering
rate is independent of trap depth and varies inversely with the total inversion charge,
S(~) = So/QN, the trapped charge is calculated in the usual way, but is transformed
into an effective threshold voltage shift using the substitution ten; ----+ (1 + JLN )toz. For
x ~ toz the effective threshold voltage shift, which includes the effects of mobility
fluctuations, is just the usual threshold voltage shift multiplied by a temperature-
dependent scale factor (1 + JLNSo). This changes the amplitude, but not the time
constant or the general form, of the solutions as a function of voltage and time.
Due to band bending in the oxide, the tunneling transitions during and after
stress may occur via any combination of the aforementioned processes. In the two-
step model, the three dominant combinations for an NMOS transistor were labeled
cb/ cb, it/ cb and itIit and their respective dependences on stress time, relaxation time
and voltage were derived. A simulation program was implemented which computes
the contriblltions of each of these components to the total threshold voltage shift for
arbitrary bias conditions and trap distributions. The generalization to include the
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tunneling/lattice relaxation process was also described.
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8.1.2 Experirnellt
Various mechanisms were suggested which could contribute to the observed threshold
voltage shifts including mobile ions, dipole polarizations, and hot carriers. In order to
isolate the tunneling mechanism, a test circuit was designed and implemented which
enabled all of these contributions to be eliminated from the response. In addition, the
following experimental observations enabled us to positively exclude thermal effects
as a source of error in our measurements:
1. Shifts in drain current are observed even under conditions of constant power
dissipation and in fact, even when the power dissipation decreases in the DUT
during stress.
2. Measured gate voltage shifts are relatively insensitive to drain voltage and hence
changes in power dissipation during stress.
3. Threshold voltage shifts are observed even at stress times which are much
shorter (f"V lOlLs) than thermal time constants.
Thus, we are able to conclude that the threshold voltage shifts measured by the
test circuit are due to the tunnel exchange of inversion layer charge carriers with
near-interface oxide traps. This conclusion is also supported by the high degree of
correlation found between threshold voltage relaxation and llf noise in MOSFETs.
8.1.3 Discussion
Experimental results were presented and compared to simulations using the tunneling
model. The model was found to provide a good fit over time, voltage and temperature.
NMOS
In NMOS transistors with conventional Si02 dielectrics, the threshold shift due to a
positive (inverting) gate voltage pulse exhibits the following characteristics:
1. The threshold voltage shift increases approximately linearly with voltage.
2. The relaxation of the threshold voltage shift is logarithmic with time for t,. ~ til
but shows increasing deviations at longer times.
3. The dependence of the initial threshold voltage shift on stress time is approx-
imately log(time) but exhibits varying amounts of a log2(time) component as
well.
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4. The threshold voltage shift decreases with increasing temperature.
5. Increasing the pre-stress inversion level reduces the magnitude of the threshold
voltage shift.
6. The threshold voltage shift is approximately independent of drain voltage.
7. The threshold voltage shift, at constant drain current, is independent of back-
gate bias.
These results can be explained by a large density of oxide traps concentrated at
energies at and above the silicon conduction band. During stress, these traps are low-
ered below the electron quasi-Fermi level by an amount which, in strong inversion,
depends linearly on the applied voltage. The deviations from strict log(time) depen-
dence, which are not explained by earlier theories, follow naturally from the model
presented here. The log2 dependence on stress time arises from the itIcb (or IT / cb)
component which may be enhanced in devices with large interface state densities.
The present theory predicts a logarithmic decay only at short times, approaching a
lit asymptote in the long-tail regime.
The threshold voltage shifts are driven by the change, during stress, in trap energy
levels with respect to the electron quasi-Fermi level at the interface. With increasing
initial level of inversion, the Fermi level starts out higher in the bandgap and hence
cannot change as much during stress before becoming pinned at the conduction band.
This suppresses the it/it (lr/lr) component and decreases the threshold voltage shift.
The positive threshold voltage shifts are nearly independent of substrate bias because
the constant drain current condition keeps the position of the Fermi level constant
with respect to the conduction band. The drain voltage independence is expected in
the tunneling model provided that contributions due to hot carriers or thermal effects
do not interfere, as guaranteed by the design of the measurement circuit and linear
region operation.
The temperature dependence in strong inversion is due to three effects:
1. The movement of the Fermi "probe" Da/ to lower energies with increasing tern...
perature, coupled with a trap distribution which increases with energy above
the conduction band.
2. The T-3/2 decrease in mobility with increasing temperature, which decreases
the importance of correlated mobility fluctuations relative to the threshold volt-
age shift. This assumes acceptor-like traps in the upper half of the bandgap
and above the conduction band, which become charged during positive stress,
thereby increasing coulombic scattering.
3. The activated [exp(llEB /kT)] term in the lattice relaxation process.
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The first two effects cause a decrease in the equivalent gate-source voltage shift,
as observed. Only factors (1) and (3) were included in the currellt version of the
simulation program. The third effect causes an increase in threshold voltage with
temperature, and required LlEB ~ 0 in order to fit the data. It cannot be concluded
from this, however, that lattice relaxation is unimportant because mobility fluctua-
tions were not modeled, and it is possible that the positive temperature coefficient of
lattice relaxation could be cancelled by the negative coefficient for correlated mobility
fluctuations. Further work in this area is needed.
NMOS transistors subjected to negative gate voltage pulses show a similiar de-
pendence on stress and relaxation time, but the voltage dependence is very different:
1. For smail negative voltages there is very little threshold voltage shift, followed
by an abrupt step which occurs around the point of accumulation. This step is
followed by a plateau, which saturates as a function of gate voltage.
2. The gate voltage at which the step occurs shifts along the voltage axis by an
amount proportional to the back gate bias.
3. The amplitude of the negative shift increases with increasing initial level of
. .InverSion.
There are two reasons for the negative threshold voltage shifts. First, since the device
starts out in inversion with VG - VFB > 0, some of the traps above the conduction
band are initially below the Fermi level and are therefore filled. During negative
stress, these traps rise above the Fermi level and emit electrons, producing a negative
threshold voltage shift.
In addition to this, however, is the experimental observation that the response de-
pends on the point of accumulation and therefore on the presence of holes. We there-
fore conclude that the negative response is due, at least in part, to oxide traps with
energies near midgap which discharge during negative stress either (1) by tunneling
to an interface state followed by thermal excitation to the silicon bands (two-step) or
(2) by thermal excitation of occupied oxide traps to the silicon conduction or valence
band energy where elastic tunneling can occur (lattice relaxation multiphonon emis-
sion). In either case, the time constants for traps near midgap are thermally-activated
and can become large when the surface carrier concentration is low. Thus, no detrap-
ping occurs for small negative biases which drive the Fermi level near midgap. When
the pulse amplitude is sufficient to accumulate the surface, oxide trap time constants
are reduced and emission can occur. The abruptness of the plateau in the response
is simply a c0nsequence of the gate voltage-surface potential relationship.
These explanations are consistent with observation (2) since increasing the sub-
strate bias shifts the voltage at which accumulation occurs, and with (3) since the
higher the initial position of the Fermi level, the more traps which are initially filled
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and can be emptied during a negative pulse when level sweeps down through the
bandgap..
The saturation of the response observed for accumulating pulses is believed to
be due to the large local electric fields created at the interface between captured
majority carriers in the insulator and minority carriers in the inversion layer. This
field can be sufficient for Fowler-Nordheim tunneling of the majority carriers out of
oxide traps to the substrate. This detrapping occurs too rapidly to be observed by
our measurements.
For negative gate voltage stress, the temperature dependence arises primarily from
two sources:
1. Correlated mobility fluctuations.
If traps in the lower half of the bandgap are donor-like, they become charged
during negative stress. This increases coulombic scattering in the channel, which
contributes to an increase in the amplitude of the gate-source voltage shift.
Since the scattering term becomes less important at higher temperatures (f'J
T-3/ 2 ), the amplitude of the equivalent gate-source voltage shift decreases with
increasing temperature.
2. The activated nature of the time constants for the two-step process and lattice
relaxation.
With decreasing temperature, trap time constants in the bandgap increase,
bringing more traps within the time constant window observable in our measure-
ments. This causes the magnitude of the gate-source voltage shift to increase
with decreasing temperature.
PMOS
In PMOS devices, the threshold voltage shifts are about an order of magnitude smaller
than in NMOS. In most of the devices tested, the response for negative (inverting)
pulses was below the level of resolution of the measurement circuit « lOlLV). Most
devices did exhibit a small shift in the positive direction, consistent with electron
trapping by states within the bandgap when the device is driven into accumulation.
Several explanations may account for the much smaller threshold voltage shifts in
PMOS devices:
1. The effective mass of a hole in the Si02 valence band is 10-20 times larger than
that of an electron in the conduction band.
2. The potential barrier for holes between the Si02 and silicon valence bands is
about leV higher than the barrier for electrons.
3. Many PMOS devices have buried channels, where a potential barrier physically
separates inversion layer holes from the Si-Si02 interface.
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4. PMOS devices may have lower trap densities due to processing differences.
5. The correlated mobility term in the equivalent gate-source voltage shift is larger
in NMOS than in PMOS devices.
The first two items decrease the tunneling probability. However, since these quantities
only enter the WKB factor as a square root, they cannot account for the complete
difference. It is also unreasonable to expect large differences in the trap densities of
oxides grown on different substrate types.
Recent work on 1/f noise supports the last explanation [118]. By Matthiessen's
rule [Eq. 4.9], the: larger mobility, JLN, of electrons in NMOS devices increases the rel-
ative importance of the coulombic scattering contribution to the mobility, /Ls. Thus,
correlated mobility fluctuations can dominate number fluctuations in NMOS transis-
tors (JLNSo ~ 1), while they are entirely negligible in PMOS (JjNSo ~ 1). A mobility
term an order of magnitude larger than the threshold voltage term could explain the
much greater shift in NMOS. Further quantification of the relative magnitudes of
threshold voltage (number) and mobility :fluctuations are required before this theory
can be verified in a quantitative way.
Nitrided Oxides
Conventional Si02 dielectrics were compared with nitrided and reoxidized nitrided
oxides. NOX NMOS devices exhibit the same general time and voltage dependence
as Si02 but at levels which are about an order of magnitude larger. Threshold volt-
age shifts in ROXNOX were comparable to, but slightly less, than in NOX. These
results are consistent with l/f noise measurements and with the higher trap densi-
ties measured in nitrided oxides and their slight reduction by reoxidation. PMOS
devices in these processes, in contrast to Si02 exhibit threshold voltage shifts which
are comparable to NMOS. This is not consistent with l/f noise measurements [118]
and warrants further study. However, since l/f noise probes only trap energies in the
immediate vicinity of the minority carrier quasi-Fermi level, while threshold voltage
measurements probe a much broader range, there is no reason to expect perfect cor-
relation. The time dependence of the PMOS relaxations are the sc:me as in NMOS
but the voltage dependence is of the reverse polarity, increasing monotonically with
negative gate voltage pulses and saturating in the positive direction.
Dielectric Relaxation
In the case of MOSFETs, we began with the experimental observation of a new
phenomenon, then developed theory in order to explain it. In the capacitor study,
this procedure was reversed. Based on the tunneling theory, we derived the functional
form of the recovery voltage that should develop across a capacitor when it is subjected
to voltage stress for a period of time, momentarily discharged and then open-circuited.
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Measurements were then taken in order to verify the theory. The tunneling model
was shown to provide a good fit to the data as a function of stress voltage, stress
time, relaxation time and discharge time. The voltage dependence was found to be
lill.ear while the time dependence obeys a log3(time) law. Capacitors with nitrided
dielectrics were shown to have higher levels of recovery voltage than those with pure
Si02 , consistent with higher trap densities as expected from the transitor study. The
trap densities extracted on the basis of dielectric relaxation measurements were of
the same general form as those extracted from threshold voltage measurements. The
n'lagnitudes were somewhat higher, which can be attributed to the fact that the
capacitor dielectrics were deposited rather than thermally grown.
It can be concluded that interfacial tunneling provides a plausible explanation for
dielectric relaxation in integrated circuit capacitors on the time and voltage scales of
interest for analog circuits.
Circuit Implications
It was shown that threshold voltage shifts due to accumulating pulses (negative in
NMOS and positive in PMOS) could be greatly reduced through the application of a
backgat,e bias. Shifts for inverting pulses can also be suppressed, to a lesser extent,
by strong inversion operation. It was also shown that PMOS transistors with Si02
dielectrics exhibit very low threshold voltage shifts, and the shifts which are observed
are primarily in the positive direction. These considerations enable threshold voltage
hysteresis effects to be greatly reduced in circuits. By operating a PMOS transistor
with a backgate bias higher than the largest expected gate voltage pulse, the threshold
relaxation effect can be virtually eliminated.
A simple circuit model was presented which captures the general features of the
threshold voltage relaxation for the purpose of circuit simulations. This model can be
used in SPICE to predict the effect of threshold voltage hysteresis effects on circuit
performance.
Errors due to threshold voltage relaxation were estimated to have an important
effect on the performance of analog-to-digital converters at accuracies above the 12-bit
level.
8.2 Suggestions for Future Work
The focus of this thesis has been on physically explaining and quantit::s.tively model-
ing relaxation effects that occur in MOS transistors and capacitors under large-signal
transiellt stress conditions in circuits. The results of this work have broader ap-
plications and suggest additional experiments and theory that would enhance our
understanding of relaxation effects and of tunnel exchange with oxide traps in gen-
eral. We have already pointed out applications to the interpretation of DLTS and
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charge pumping measurements as well as to threshold voltage instabilities in II-VI
and 111-V MISFETs. Some other potential areas for future research are suggested
below.
Circuit-Level Modeling
The important implications of trapping-induced relaxation effects on the performance
of high-accuracy circuits have been emphasized throughout this thesis. We have
presented a detailed device-level model as a means to verify our proposed physical
mechanism and the model has adequately served this purpose. However there are
other areas where the results of this research 8,1'e applicable but a different type of
model implementation is required. One example of this is in circuit-level simulation,
another is in the measurement of trap densities as described below.
A simplified version of the model is desirable for the simulation of trapping-
induced threshold voltage shifts during the integrated circuit design process. In a
circuit simulation environment, efficiency rather than rigorous physical correctness,
is the primary concern. Progres6 has been made in the form of the SPICE subcircuit
model described in this thesis. However, more efficient models are required which
can be embedded into the simulator's model routines rather than in the form of a
subcircuit. The development of such a model should be greatly facilitated by the
improvements in our physical understanding provided by this thesis.
Theory
The work presented in this thesis also suggests new areas for theoretical researcll.
This work has presented a theoretical framework which is complete, in the sense that
it contains all of the essential elements necessary to describe the observed relaxation
phenomena. Nevertheless, certain aspects of the model have not been fully quantified;
in particular, the relative importance of (1) lattice relaxation versus the two-step
process, and (2) mobility versus threshold voltage fluctuations.
We have shown that both the lattice relaxation and two-step models can explain
the voltage and time dependence of the experiments. Their primary difference is
in the strong inversion temperature dependence. However, in order to accurately
model the temperature dependence, the second issue must be addressed, since the
correlated mobility fluctuations depend on temperature. Further work is required to
determine the relative importance of the effect of a trapped charge carrier in producing
a threshold voltage shift and in increasing coulombic scattering in the channel. While
the answers to these questions will not change any of the general results presented in
this thesis, they will influence the interpretation of simulation results, e.g. the trap
densities extracted from relaxation measurements.
Temperature dependence is the key to understanding these issues. Dielectric relax-
ation measurements on capacitors present a promising direction for future research
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because there is no current flow and the mobility fluctuation term drops out. By
compariD.g threshold voltage relaxation in transistors and dielectric relaxation in ca-
pacitors with identically grown dielectrics, the importance of the mobility fluctuation
term may be determined.
The resolution of these issues may well lie in alternative measurement techniques.
Large-signal relaxation measurements are inherently difficult to interpret because they
involve large excursions of the Fermi level across the bandgap, bringing into playa
broad range of traps and a large number of mechanisms. A technique which isolates
one feature at a time is better suited to resolve detailed questions of mechanism. One
promising technique is l/f noise, particularly on small-geometry MOSFETs where
trapping by individual defects can be observed [116, 118].
As in the case of 1If noise, the very long relaxation times observed in this thesis
depend on the existence of a wide distribution of time constants spanning many
decades. The present approach, following in the tradition of McWhorter [2], has
obtained this distribution of time constants from the exponential dependence of the
tunneling time constant on spatial depth. The lattice relaxation mechanism suggests
an entirely different approach, where the time constant dispersion is obtained from a
broad distribution of activation energies dEB for thermal capture. This approach is
worthy of further investigation.
Finally, further research is required to model the very fast emission that occurs
under gate voltage pulses that drive the surface into accumulation and then return
it to inversion. We have postulated that this effect is due to field emission under the
high. electric fields created by trapped majority carriers and inversion layer minority
carriers separated by a thin insulating layer. These high field effects were not quan-
titatively modeled in this thesis, and further research is needed in order to confirm
this theory.
Measurement of Oxide Trap Densities
The opportunities for using dielectric relaxation and transient threshold voltage mea-
surements as a technique for probing oxide trap densities have only begun to be ex-
plored in this thesis. Since the time constant of an oxide trap depends exponentially
on the depth of a trap, measurements of threshold voltage shift or recovery voltage
with stress time contain information on the spatial distribution of traps. Similarly,
since the range of trap energies which contribute to the voltage response depends on
the magnitude of the applied gate voltage pulse, measurements of the response as a
function of stress voltage contain information about the energy distribution of the
traps.
We have extracted rough estimates of the trap energy distributions in this the-
sis but a more detailed determination will require a more efficient simulator. Such
a simulator must be physically correct but fast enough so that optimized fits can
be produced for a large quantity of data. One promising approach is to replace
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the numerical integrations with a finite element method in the spirit of Sec. 3.5.4,
discretizing the equations in the three dimensions of time, space and energy.
Accurate trap density measurements will also require precise knowledge of the
relative magnitudes of the mobility and threshold voltage terms in the equivalent
gate-source voltage shift, since this affects the scale factor that multiplies the trap
density.
Processing Solutions
It has been shown that bias conditions can be used to suppress trapping-induced
threshold voltage shifts under certain conditions, but the key to improving the large-
signal transient performance of MOS devices in analog circuits lies in improving pro-
cessing techniques to produce cleaner interfaces. We have shown that relaxation
effects are directly related to trap densities and have demonstrated large variations
between processes. Further research is required in order to correlate processing varia-
tions, e.g. oxidation conditions, with measured threshold voltage shifts and recovery
voltages. The production of higher accuracy MOS analog circuits, both from the
point of view of large-signal relaxation effects as well as 11f noise, depends on the
elimination of electron and hole traps at the interface and in the dielectric.
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Appendix A
Tunneling Transition Probability
A.l Introduction
In this appendix we seek the answer to the following fundamental question:
Given an electron initially localized on one side of a potential barrier (in a
conduction band, valence band or interface state), what is the probability,
per unit time, of its making a transition to a state localized on the other
side of the barrier (an oxide trap)1
The problem in which we are interested involves the tunneling of an electron between
a semiconductor and an oxide trap, which always occurs through a trapezoidal bar-
rier and across a region of discontinuous band structure. Surprisingly, this problem
has been addressed by relatively few researchers. In contrast, the problem of field
ionization of electrons trapped in localized potential wells in insulators and semicon-
ductors has been treated extensively [217,218,219,220,101,221,222,223,224,225].
Field ionization of traps can occur under high fields when the insulator bands bend
sufficiently for an electron in a 'bound state to tunnel through the triangular barrier
in which it is localized into the oxide conduction band. The high fields required for
this condition will generally not occur during our measurements or in analog circuits
under normal operating conditions. A possible exception to this statement may occur
when the surface of a MOSFET is pulsed from accumulation into strong inversion, as
discussed in Sec. 7.2.2.
The tunneling problem can be rigorously formulated as a time dependent initial
value problem, in which the electron is localized on one side of the barrier, by con-
structing a wavepacket from eigenstates of the exact one-electron Hamiltonian. The
integrated probability density will then decrease with time on one side of the barrier,
and increase on the other, corresponding to the electron tunneling through the for-
bidden region. This approach is demonstrated in the case of the two-step process in
Appendix B.2.
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In the case of tunneling to oxide traps from band states, this method is mathe-
matically complex and the wavepacket can never be completely localized on one side
of the barrier if constructed from exact eigenstates of the Hamiltonian. Oppenheimer
[226] in his analysis of the field ionization of atomic hydrogen, overcame these prob-
lems by using an approximate method in which the initial and final states were taken
to be stationary states of different Hamiltonians. In the hydrogen problem, the initial
state was taken to be a bound state of an electron in a Coulomb potential and the
final state an electron in an electric field.
Bardeen [227] later extended this method to MIM tunneling junctions. SInce the
tunneling probability is very small, the barrier separates the system into two nearly
independent portions. The initial state is taken tv be an electron incident on an in-
sulator extending infinitely to the right, while the final state consists of an insulator
extending infinitely to the left. The solution to the exact Hamiltonian is written as a
linear combination of these basis states and, when substituted into the time-dependent
Schrodinger equation, yields. an expression for the transition probablity resembling
Fermi's Golden Rule of time dependent perturbation theory. Instead of a time depen-
dent perturbation in the matrix element, one obtains a transfer Hamiltonian which
weakly couples the two sides of the junction and is interpreted as transfecing electrons
from one side to the other. This method, which has come to be known as the trans-
fer Hamiltonian method, has been used successfully to describe gap structures in the
current-voltage characteristics of tunnel junctions with superconducting electrodes,
the Josephson effects and phonon structure in MIM junctions [228]. The transfer
Hamiltonian method, in the form described by Bardeen, is reviewed below and ap-
plied to the calculation of time constants for tunneling to and from oxide traps in
Appendix B.
A.2 The Transfer Hamiltonian Formalism
In time dependent perturbation theory, the exact Hamiltonian is written in the form
(A.I)
where the solutions to the time-independent part H o are known and H 1(t) is a small
time-dependent perturbation. The transition rate from an initial state "pi to a contin-
uum of final states 1/11, where "pi and "pI are eigenfunctions of Ho , is given by Fernli's
golden rule [229],
(A.2)
where p(Ef) is the density of final states. Since we are interested in calcula.ting the
transitition rate from bound or band states in the semiconductor to oxide traps, it is
natural to turn to time dependent perturbation theory. The question therefore arises
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of how separate out of the total Hamiltonian a small perturbation term, which can
be used in Eq. A.2.
Bardeen's approach [227, 131, 230], based on the original formulation of Oppen-
heimer [226, 231], consists of writing the exact Hamiltonian in terms of two partial
Hamiltonians, each of which is exact in overlapping regions of configuration space.
In the case of a planar geometry, such as an MIS structure, with z the direction
perpendicular to the plane, the model Hamiltonian is
H _ {HI Z < Zo
- H,. z > 0
It is assumed that the solutions to these two partial Hamiltonians are known,
H,,,p, - E,VJI
H,.VJn - En1/Jn
The system is assumed to be initially in the state "p, at t = 0 and we seek the transition
rate into a a set of final states 1/Jna For example, in the problem of tunneling to an
oxide trap, ,p, is either a Bloch state in the conduction band or a bound state of an
interface po"tential well. The fina.1 state 1/ln is a bound state of an oxide trap, as
shown in Figs. B.2 and B.7.
Since H, and H,. are different Hamiltonians~ the direct product of their eigen-
functions do not necessarily form a complete basis set for the eigenfunctions of H.
Nevertheless, it is assumed that the eigenfunctions of H, and H,. are nearly orthogonal
and that their direct product is a good approximation to a complete set of states.
This assumption is justified on the basis that tunneling only weakly couples the two
sides of the barrier so that they can be regarded as nearly independent systems. The
trial solutions of H are then expanded as
'ljJ(r, t) = 'tP,e-iErt/11 + 1: an(t )1/Jne- iE"t/11
n#;l
(A.3)
where an(t = 0) = 0 so that 1/;(r) 0) = ,pI>
It should be noted that the m~jor difi'erence L~iween time-dependent perturbation
theory in its usual form, and in the form proposed by Oppenheimer, is that in the
former, the basis states used in the expansion of the exact solution, Eq. A.3, are
exact eigenstates of an approximate Hamiltonian (Ho ), whereas in the latter, the
basis consists of approximate eigenstates ("p" "pn) of the exact Hamiltonian (H).
The remainder of the analysis follows the usual derivation of time-dependent per-
turbation theory. The time dependent coefficients an(t) are found by substituting the
assuIl1:ed form of the solution Eq. A.3 into the exact Schrodinger equation
H"p = iii. 8"p
at (A.4)
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E,1/J,e-iE,t/1i. + 2: (anEn1/Jne-iE.t/1i. + iha",1/Jne- iE• t/lI.) =
n~Z
H"pze-iE,t/A +E anEnH1/Jne-iE.t/11. (A.5)
n¢l
For small t, an(t) ~ 0 for n =II since the electron is initially in state "p,. Multi-
plying both sides by 1/J;eiE• t / 11 and integrating over all space,
- iii E it
n
j+Clll 1/J"*1/Jne- i(E..-E.. )t/lI.d3r
n:j:.l -00
- iniL,.(t) (A.6)
where the wavefunctions are assumed orthonormal. Thus,
a,.(t)
(A.7)
where WI,. = (E,. - E,)/h, and
M,. =! 1/J.*(H - E,)1/J,tPr = (1/J./H - Hd1/J,) (A.B)
is the effective matrix element for tunneling, as can be seen by integrating Eq. A.7,
i l t M (eiw1• t 1)a,..(t) = -- M'reiw,,.t'dt' = . I,. .-
1;, 0 ~Ii tWI,.
The probability of finding the electron in the state r after a time t is then
I ( )1 2 _ 41M,p12 sin
2 (w,,..t/2)
a. t - li2 2WI,.
(A.9)
(A.IO)
The total transition rate, per unit time, out of the state "p, to a group of final states
of density p,.(E,.) is
TXT _ 41Mlrl2jOO sin2(wlrt/2) (E )dE
YYI,. - f.:.2
t
2 pp,. ,.
n -00 W,,. (A.II)
Since the integrand is sharply peaked at Wi,. = 0, the density of states can be evaluated
at E, = E,. and removed from the integral, which is easily evaluated [229] to give, for
the transition rate per unit time out of the state "p"
(A.12)
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which is just Fermi's golden rule. Bardeen's method provides an explicit formula
(Eq. A.8) for the evaluation of the matrix element in Eq. A.12 in the case of tunneling
through an insulating barrier.
Note that, if the Hamiltonian is written in the form of Eq. A.I, with "p, an eigen-
state of Ho and HI a perturbation, then,
(A.13)
(A.I5)
which resembles the transition matrix element in ordinary time dependent perturba-
tion theory. There is, however, an important difference between the matrix elements
in Eqs. A.2 and A.12. In Eq. A.2 the matrix element is calculated between eigenstates
of the unperturbed Hamiltonian Ho whereas in Bardeen's approximation, Eq. A.12,
the matrix element is taken between eigenstates of different Hamiltonians.
The tunneling matrix element can be rewritten in a more elegant form as shown
by Bardeen, by rewriting Eq. A.8 as,
M,p - £:00 1/J/(H - E,)1/J,tfr
-1:00 dz1:00 dy L: [1/J/'(H - E,).,p, - .,p,(H - Ep).,pp*] dx (A.14)
where 0 < Zs < Zo, since (H - E,)'l/Jz = 0 for z ~ Zo and (H - E7')"p,. = 0 for z ~ o.
In the one-dimensional potentials of interest, the exact Hamiltonian can be written
as the sum of kinetic and potential ene~gy,
1;,2 d2
H = - 2m dx2 + Vex)
Thus,
M'r = - 2;,,2 1+00 dz 1+00 dy /00 [1/JP*t:J2d ~' _.,p, dd2.,p;*] dzm -00 -00 JZB :c :c
+1:00 dz1:00 dy i: [.,p/ V (x ).,p, - .,p,V (x ).,pp*] dx
-L:oo dz1:00 dy i: [E,.,pp *tPl + EptPltPp *] dx
The second term vanishes because the potential V(:c) is Hermitian and the third term
vanishes because the tunneling is elastic, for times long enough not to violate Heisen-
berg's uncertainty principle, so that the delta function in Eq. A.12 is valid. Integrating
the first term by parts, with the boundary condition that both wavefunctions vanish
as z approaches infinity,
(A.16)
254 APPENDIX A. TUNNELING TRANSITION PROBABILITY
Thus, the tunneling matrix element is just the matrix element of the quantum me-
chanical current density operator, evaluated at any point 0 < ZB < Zo in the barrier
where both partial Hamiltonians are exact.
Bardeen's method answers the question posed at the beginning of this section.
The "perturbation" which enters Fermi's golden rule and that drives the coherent,
elastic contribution to the tunneling current through the average potential barrier is
given by HI = H - E,. This is frequently referred to as a "transfer Hamiltonian", an
appellation which becomes more meaningful in the many-body theory of tunneling,
since it transfers electrons from one side of the barrier to the other. Although H - E,
is time independent, it can be thought of as a time-dependent, constant perturbation
which is turned on at t = o. Any explicit time dependence in the barrier Hamiltonian,
e.g. potential fluctuations due to phonons or molecular vibrations, are treated as
perturbations in the usual time-dependent perturbation theory and lead to inelastic
contributions to the tunneling current [231].
Appendix B
Tunneling Time Constants
This appendix contains the derivation of the time constants for tunneling to oxide
traps from conduction band states, in Sec. B.l and from interface states in Sec. B.2.
An exact solution, including the dependence of the time constant on electric field,
energy and space, is mathematically cumbersome and lends little insight. The anal-
yses in Sections B.l and B.2 are therefore each broken up into two steps. First, a
simple one-dimensional approximation for the trap potential is made and the WKB
approximation is used for the wavefunctions. We assume a trapezoidal barrier and
image force barrier lowering is intentionly not included in the analysis, since it has
been shown that the classical image force barrier lowering does not contribute to tun-
neling. Weinberg et al [232] have found in Fowler-Nordheim tunneling experiments
that their data can be explained using a model that does not include the image force
but cannot be fit to a model in which the barrier lowering is included. The reasons
for this are still poorly understood, but indicate that the classical image force is not
applicable to tunneling and that a rigorous quantum mechaniccl formulation is still
needed.
The main purpose of this analysis is to determine the dependence of the time
constant on the electric field in the oxide. This effect would be important in creating
hysteresis effects if, for example, the electric field caused the time constant during
stress to be less than during emission. Lakhardi et al [73] have suggested such a
field-assisted tunneling effect in order to explain an asymmetry between the time
constants extracted for capture and emission in DLTS measurements. The electric
field is shown to affect primarily the exponential part while the prefactor has only a
very weak field dependence.
While the WKB approximation allows the effect of the electric field to be incor-
porated in the analysis, its accuracy near the interface is questionable. Recall that
the validity of the WKB approLuiation requires (233],
d~1 = Imhd~1 <: 1
A r dz
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Figure B.l: Energy band diagram showing an electron tunneling from a conduction
band state, on the left side of the insulator potential barrier, into an oxide trap on
the right.
That is, the potential energy must change slowly enough that the momentum of
the particle can be regarded as constant over many wavelengths. This condition
is violated near the interface, which is the region in which we are most interested,
because the potential changes abruptly and dV/ dz is large. Furthermore, most of
the tunneling occurs near the band edges where the electron momentum p = lik is
near zero and the wavelength is very large. The WKB approximation is therefore
abandoned in the second part of the analysis in favor of a simple rectangular barrier
with matching of the wavefunctions and their derivatives across the interface. A more
realistic, three-dimensional, model for the oxide trap potential is also employed. This
results in a more accurate expression for the prefactor as a function of trap energy
and depth. We then combine the WKB factor from the first part of the analysis with
the prefactor from the second and take this as the tunneling time constant in the
model.
B.l Band-to-Trap Tunneling
The band diagram for an electron tunneling from a conduction band state on the left
side of an insulating barrier to an oxide trap on the right side is shown in Fig B.l.
The exact Schrodinger equation is,
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Figure B.2: Left and right side systems for use in Bardeen's method
where the barrier potential is
(B.2)
tPc is the height of the barrier between the silicon and oxide conduction bands (ap-
proximately 3.1 eV), E is the electric field in the insulator and q is the magnitude of
the electronic charge. The theta function is defined as,
{
0 Z < 0
8(z) = 1 z > 0
In the effective mass approximation,
. {m lm =
m.,.
z<o
z>O
In Bardeen's method, the exact Hamiltonian is separated into two partial Hamiltoni-
ans, the eigenfunctions of which represent the initial and final states of the system.
Thus,
H,,,p, - E,,p,
H-r"p,. - E,.1/;,.
(B.3)
(B.4)
(B.5)
where E, = E,. = E since the tunneling is elastic. The left side wavefunction, ,p"
is taken to be a free particle of effective mass m, incident on a barrier extending
infinitely to the right as shown in Fig. B.2(a). The Hamiltonian for this system is,
1i,2\l2
H, = - 2m. +Uc(z)8(z)
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The right side wavefunction, "p,., is a bound state of an oxide trap potential well in
an insulator of infinite thickness, described by the Hamiltonian,
(B.6)
B.I.! One-dimensional Oxide Trap Potential
We begin with a trapezoidal potential barrier and a simple one-dimensional delta
function model for the oxide trap,
Uc(Z) - <Pc + qEz
yt(r) - Vi5(z - zo)
(B.7)
(B.8)
The trap is assumed to cover the entire plane at ~ = Zo, an assumption that will be
modified later. This model is obviously very crude, but the time constant will be seen
to be dominated by the exponential spatial dependence arising from the overlap of
the wavefunctions in Eq. A.B, which is not very sensitive to the details of the model.
We assume the specular boundary condition, in which the transverse component
of the electrons wavevector, 'II is conserved across the interface during tunneling.
The following analysis parallels that of Freeman [146], with minor modifications.
This will not always be the case; for example 'II is not conserved in phonon-assisted
inelastic tunneling, or even in elastic processes if there are fluctuations in the average
barrier potential due to impurities or variations in thickness [231]. In elastic tunneling
processes however, the specular boundary condition is normally assumed.
Since the potential depends only on z, the solutions for both "p, and "p.,. are of the
form
(B.9)
where rjl = (0, y, z) and ~I = (0, Icy, kz ) are the components of the position vector and
wavevector in the plane of the junction. Substituting Eqs. B.5 and B.9 into Eq. B.3
yields an equation for Xl( Z ),
(B.I0)
where
1i2k. 2
Ez = E - ~ = E - Ell (B.ll)2m,
and E, = E is the energy of the incident electron. All energies are referenced to the
bottom of the silicon conduction band at the interface.
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In the WKB approximation, the solutions to Eq. B.10 are [233]
{
25i-k'_ cos (I~ kz(Z/)dz l -~) Z < 0
XI(Z) = VJ'ti2
:jjt exp (- Ie: KlII(Z/)dz/) z > 0
~ith
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(B.12)
(B.13)
(B.14)
The energy of the conduction band, and hence Ez , vary with position due to band
bending in the semiconductor. For simplicity, we neglect this effect as it affects only
the normalization of VJI and would greatly complicate the analysis. Thus, kz(z) =
kz(O) = k. and Ez(z) = EQt(O) = ErJ:.
Since the probability of finding the electron in the barrier is small, the wave-
function is normalized in the semiconductor region only, which is assumed to have
dimensions Lz , L1/ and Lz and volume n = LzL".Lz • This yields
(
kz ) 1/2C,= -20 (B.15)
The solutions for 1/;,. are also of the form Eq. B.9. Substituting the assumed form
of the solution, together with Eq. B.6 into Schrodinger's equation, B.4, the WKB
trap wavefunction Xr is,
{
Or exp [- rZQ K (~')d~'] z < ZJKe(z) Jz:a: 0
x,.(z) = C r exp [- JZ K (z/)dz /] Z > Z
JKc(z) 2 0 Z 0
(B.16)
Normalizing the trap wavefunction in the insulator, assuming Kz(z) ~ Kz(zo) since
the wavefunction decays exponentially away from z = :Co,
(B.17)
(B.19)
(B.IB)
with A = LyLz the area of the interface..
Substituting the left and right side wavefunctions, Eqs. B.16 and B.12 into the
equation for the the matrix element, Eq. A.16 yields,
M,,. = ~:0:0, exp [- LillO Kz(Z/)dz/]
_ 1i2~~zo) (2~1Il) 1/2 exp [_IoZO Kz(Z/)dz /]
260 APPENDIX B. TUNNELING TIME CONSTANTS
Recall from Eq. 3.10 that the net rate of change of the density of occupied oxide
traps not = f.,.Dot at depth ~ and energ)F E is governed by the differential equation,
(B.20)
where w = liT is the tunneling rate. However, the one-dimensional model used for
the trap assumes that the trap covers the entire plane at z. Thus, all of the electrons
which manage to tunnel to :c will surely be captured. Following Freeman [146], we
assume that the traps have a capture cross section Un so that the actual rate at
which electrons are captured is ~r. The cross section can be incorporated into the
tunneling rate w so that Eq. 3.17 becomes
27rO"n "'" 2weE, z) = 1iA ~ PI(E)IMI,,1
kll
Lzunm, JIM'r 12 k dk
- 7rh3 ~ II II
Substituting Eq. B.19 in Eq. B.22,
(B.2!)
(B.22)
(B.23)( ) ;"unm, r~I_•• [ ()]2 [ f· (') ,]... ...w E, z = 27rm,,2 1
0
Kz z exp -21
0
Kz z dz klldkll
where Kz(z) is a function of kll' since, from Eq. B.13 and the conservation of ~I across
the interface,
(B.24)
where
(B.25)
(B.26)
Since E ~ Uc(z) near the interface at the fields of interest, it follows from Eqs. B.25
and B.26 that k~ ~ k 2 « (m,/m,.)K 2• Since m, ~ O.lmo and m,. ~ O.4mo [234], it
also follows that
(B.27)
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so that Eq. B.24 can be expanded as,
thus
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(B.28)
w = :O'nm~e-2Jo·KCe').' f kll ....··[K(z)2 + kIl2]e-kIl2 fo· xt')dkll (B.29)
7rm,. Jo
Since the integrand is sharply peaked around "I = 0, the slowly varying part of the
integrand, (K(z)2 +"12 ) can be evaluated at kll = 0 and taken outside of the integral.
With kll
mAe = k = V2m,E/1i2 the integral can be evaluated to give,
(B.30)
Substituting Uc(z) from Eq. B.2 together with Eq. B.25 into Eq. B.30 and carrying
out the integrations, the tunneling time constant is
[
4 ( 2rnt-) 1/2 (tPc - E + q£z )3/2 - (cPc - E)3/2]
Tot(E,z)=To(E,z)exp -3" fi2 q£
where
(B.3!)
1 qunE (2mI2 ) 1/2 [ cPc - E+ q£z ]
- 41r1i2 m,. (ePe - E +q£Z)1/2 - (ePe _ E)1/2 (B.32)
{ 1 [
2E (2mI2) 1/2 (ePe - E + q£z )1/2 - (ePc - E)1/2] }
x -exp -- --
1;, m,. q£
_ qlTn £ (rnl )2 [ K 2(z) ]
41rn mf& K(z) - K(O)
x {I _ exp [_ 1i2m 1k2(K(z) - K(O))]} (B.33)
m.,.2q£
The prefactor can be seen to depend on energy, electric field and depth. For the
trapezoidal barrier, which applies to all bias conditions of interest in the present
context, the electric field dependence is very smaIl and is contained primarily in the
exponential factor Eq. B.3!. The electric field dependence does not become important
until Iqt:'zt > tPc - E, when the tunneling barrier becomes triangular and changes in
the electric field modulate the width of the barrier. In this case (field emission) an
analysis similar to the above results in an exponential field dependence as in the
Fowler Nordheim result, Eq. 3.1.
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Figure B.3: =rime constant prefactor (a) Electric field dependence (b) Energy depen-
dence.
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The time constant prefactor, Eq. B.32, is shown as a function of electric field for
several values of z in Fig. B.3, assuming an oxide trap capture cross section of 10-16
cm2 [130, 120, 234]. Since the field dependence is relatively weak, we shall neglect
the electric field dependence and now turn to a three-dimensional model for the oxide
trap potential.
B.l.2 Three-dintensional Oxide Trap Potential
In this section we assume a rectangular barrier and a spherically symmetric delta
function for the oxide trap,
Uc(:C) - t:Pc
yt(r) = V65(r - ro )
where ro = (x o , 0, 0).
The Schrodinger equation for "p, is, from Eq. B.5,
The solutions for .,p, are again of the form,
(B.34)
(B.35)
(B.36)
In the region :u < 0, Uc(z) = 0 and m* = mi. Substituting Eq. B.36 into Eq. B.35
gIves
(B.37)
with solutions,
where
2 . - 2 2 2m,Ek:l: ;-kll =k =~
For:z; > 0 where Uc(z) = <Pc and m* = m.,., we obtain,
with the solution,
where
2 2 .... 2
K z = K + kll
(B.38)
(B.39)
(B.40)
(B.41)
(B.42)
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K 2 = 2";,. (4Je - E) (B.43)
Ii
In Eq. B.41, the exponentially growing solution has been eliminated since the oxide is
assumed to extend to infinity in the positive z direction and the wavefunction must
be bounded.
The coefficients are determined by applying the boundary conditions necessary to
ensure continuity of the wavefunctions and the current density in the effective mass
approximation [235]:
"p,lz=o-
1 81/Jzl
mz 8z z=o-
- "p.,.lz=o+
1 8"p,. I
m,. 8z 2=0+
(B.44)
(B.45)
(B.46)
(B.47)
Applying these equations to Eqs. B.38 and B.41, yields
A 1[1 .m, K z ]
C - '2 +'m,. kz
B ![l_imIKz]
C 2 m,. k:z:
The probability of the electron being in the insulator is small relative to its being
in the semiconductor due to the exponential decay of the wavefunction, Eq. B.41.
It is therefoJ:e a good approximation to normalize the electron wavefunction in the
propagating region :z: < 0 only. This gives
Normalizing,
(B.49)
so that
c-[ 2m,.2k~2 ]1/2 (B.50)
- n (m,.2kz 2 + mI2K~)
where the oscillating terms in Eq. B.48 contribute negligibly to the integral. Thus for
x > 0,
(B.51)
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Using H,. from Eq. B.6, Schrodinger's equation for 1/Jr in spherical coordinates is
[ Ii
2 (82 2a 1) ]
- 2m i 8r,2 + r' 8r' + r,2 A + <Pc +Vf(r') - E .,pr(r') = 0
where r' = r - To and A is the angular operator
1 8 (. a) 1 82
A = sin fJ 8fJ Sin fJ 8fJ + sin fJ 882
(B.52)
(B.53)
Since the trap potential, Eq. B.34, is a function of r' only, we assume a spherically
symmetric I = 0 (8) state ,p,.(r',fJ,</J) = "p,.(r'), so that Eq. B.52 can be written,
[ ;,,2 1 d (,2 d ) ( ') ] (')- 2m; r,2 dr' r dr' + <Pc + lfsS r - E .,pr r = 0
which has solutions of the form
-Kr'
1/lr(r') = C_e -
r'
where, by direct substitution of Eq. B.55 into Eq. B.54,
The constant C is determined from normalization,
411" Loo r2.,pr*(r').,pr (r')dr'
21rC2
K
The trap wavefunction is therefore,
(
K ) 1/2 e-K '1"
7/J,.(r') = - --
211"' r'
The matrix element is ~;iven by Eq. A.B,
where the exact Hamiltonian is,
(B.54)
(B.55)
(B.56)
(B.57)
(B.58)
(B.59)
(B.aD)
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(B.63)
(B.67)
(B.61)
(B.66)
(B.65)
(B.64)
(B.62)
Since H, = H everywhere except at r = r o , the value of the integral is zero everywhere
except at r' = O. Letting where f is the radius of a small spherical surface surrounding
the point r' = 0, Eq. B.59 can be rewritten,
Mr" = lim r .,p"'(r')(H - E).,p,(r')d3r' = \161/1" ·(O).,p,(O)~-+O 10
where all terms in the integrand except for the delta function are finite and hence go
to zero as f approaches zero.
To calculate M'r in Eq. B.61, the strength of the delta function potential must
be related to known quantities. Multiplying the Schrodinger equa.tion Eq. B.54, by
41rr,2, integrating from r' = 0 to f, and letting f approach zero yields
lim 2·lt'1t
2
[( K )1/2 (1 _ fK)e-K~ _ r,2 dt/J"I ] = \167/1,.(0)
f:-+O m" 211'" dr' ,.'=0
For a square potential well or radius a, the solution to Schrodinger's equation for
r' < a are 1jJ,.(r' ) = sin(kr')/r' , so that
12 d1/J"1 ('k k 1 • k ') 0r dr' = r cos r - SIn r ,.'=0 =
,.'=0
Since the delta function is just the limiting case of the square well as a ~ 0, Eq. B.63
must continue to hold. The condition on the strength of the delta well potential,
Eq. B.62 therefore becomes,
1;,2
\l67J1,.(r' = 0) = --~21rK
m,.
From Eqs. B.61 and B.64, the matrix element is
1;,2
M,,. = -~21rK'l/JI(r = To)
m,.
SubstitutiIlg Eq. B.51 in Eq. B.65,
1
M 12 = 41t"1i
4
( k:
2
K ) -2Kc z o
I,. n m 2k 2 + m,2K2 e
,. :z: z
The tunneling rate can now be calculated by substituting the expression for the
matrix element, Eq. B.66, into Eq. 3.17.
w(E,:c) = Om, / IM,,,1 2 k dk
?r/i,3 k;- II II
41i lkll.....11 k~K 2K - ....
- - e- eZk dk
m, 0 k 2 (!1h.) 2 K2 II II
:z: m, + z
41;, lkll.....11 kzK 2K .... ....
- e- cZk dkm, 0 kz 2 C~7: - 1) + K2 + k2 II II
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where Eqs. (B.39) and (B.42) have been used. Equation B.27 shows that the first
term in the denominator can normally be neglected. Using Eq. B.39 and recognizing
that kmo:z: = k,
(B.68)
Expanding K z as in Eq. B.28, Eq. B.68 can be written,
Carrying out the integration,
21i kK2 { ( K ) 1/2 [(k2Z) 1/2] }
w(E, x) = mix K2 + k2 1 - k2x V K e-2Kz
where
(B.69)
(B.70)
V(x) = e-z2 foz et2 dt (B.7l)
is a Dawson integral. This agrees with the result obtained by Lundstrom et al [234],
except for the effective mass in the prefactor. The reason for the difference arises
from the matching conditions use in the effective mass approximation, Eq.(B.45) .
.... 2
If the slowly varying factor (k 2 - kll ) in the integrand of Eq. B.69 had been
approximated by its value at kll = 0, due to the sharp peaking of the exponential, we
would have obtained
which, for 1c~z > 1 can be approximated by
( ) ~ 2/i kK
2
-2Kz
W E,z ~ --K2 k2e
m,z +
(B.72)
(B.73)
Apart from a constant prefactor, this agrees with the result obtained by Vuillat~!ne
et al. [72] using Oppenheimer's method.
Note that,in the case of a rectangular barrier, K(~) = K, equations B.72 and B.30
are identical if the cross section is taken to be
(m".)2 k (m,.)2 kUn = 87[" m, K(k2+K2) ~ 87[" m, K3 (B.74)
3.532.5
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Figure B.4: Time constant versus energy above the conduction band for a trap at a
depth of 50A from the interface, using Eq. B.69 (solid line), Eq. B.71 (dotted line)
and Eq. B.74 (dashed line)
For small z the exponentials in the Dawson integral, Eq. (B.71) can be expanded
to give
(B.75)41;, k
3K ( 2 k2~) -2Kz
w(E, x) ~ 3m, K2 + k2 1 - 5" K e
The dominant dependence of the trapping time constant T = l/w is due to the
exponential in Eq.(B.75), however the prefactor is also seen to depend weakly on
energ)'- and depth as investigated in Chapter 3. The energy dependeIlce of the time
constant prefactor To is shown in Fig. B.4. The time constant changes rapidly near
the conduction band edge. The approximations, B.72 and B.75 are in satisfactory
agreement with the exact expression, Eq. B.70 in the energy region of interest just
above the conduction band edge.
B.2 Interface State to Oxide Trap Tunneling
We now turn to the problem of tunneling between interface state and oxide traps. The
general features of the problem can best be understood by first considering the prob-
lem of a particle in a double well potential as shown in Fig. B.5 The double well can be
solved exactly [236], but since the coupling between the wells is weak, an approximate
solution can be found by constructing a solution from a linear combinations of the
solutions for the isolated wells [237: 238]. A consideration of this approach is useful
.. x
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Figure B.5: Double-well potential
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in order to establish the connection between Bardeen's method and the conventional
description of the two-state problem in quantum mechanics [239]. Bardeen's method
will then be used in Sees. B.2.! and B.2.2 to evaluate the tunneling time constant for
this process.
The double well has been treated by a number of authors [238, 240, 241, 242,
243, 244]. If the barrier were inpenetrable, the solutions to Schrodinger's equation in
each well are oscillating inside and exponentially decaying outside. In the case where
the wells are symmetrical, ~(z) = Vl(-z) = V(z), the energy levels are doubly
degenerate, corresponding to motion of the particle in one well or the other for all
time.
H'VJi - E,1/J;
H,.1/J;' - Et-"p;' (B.76)
where the integers m and n designate the set of solutions to Schrodinger's equation
in each well. It will be assumed, for simplicity, t,hat tunneling occurs directly into
the ground state m = n = o. The wavefunctions 1/;: and c/J". are assumed individually
orthonormal but are not orthogonal to each other because they are eigenfunctions of
different Hamiltonians. The total Hamiltonian for the system is
H = - 1i
2
V 2 +Vl(z) + ~(z)
2m
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- H, + ~(z)
= H,. + Vl(z) (B.77)
When the wells are coupled, "p, and "p,. are no longer stationary states. An approxi-
mate trial solution to the Schrodinger equation can be written as a linear combination
of the solutions for the uncoupled wells [237,238,245],
The stationary states satisfy the time independent Schrodinger equation,
HIt/;) = EI1J1)
(B.78)
(B.79)
(B.80)
Multiplying Eq. B.79 on the left by ("p, I and ("p,.1 yields the eigenvalue equation
I
H1t - E H12 - Eti.1
H21 - E~ H22 - E
Ll
- (7P,j1/J,.) = (-,pp 11/J,)
H11 E, + ("",I \1;.11/1,)
H 12 - Epa + (1,b,IVlI1J1,.)
H21 - E,~ + (1/1,.I~I1jJ,)
H22 - E,. (?/lpi VlI1/J,.)
(B.8!)
(B.82)
(B.83)
(B nIt)
(B.85)
In the case of a symmetric well, E, = E,. = Eo, H11 = H22 and H12 = H21 and the
eigenvalues of Eq. B.8D are
E = Hll ± H 12 (B.86)
1 ± Ll
For z < 0, "p,. ~ "pz, while the opposite is true for z > 0, thus ~ <t::: 1 everywhere and
the wavefunctions are "ak~ost orthogcllal". The eigenvalues are then
E. Eo + (.,p,I~ 17/J,) - (1/JzIVl IV},.)
Eo - Eo + ("",I~r1/Jl) + (7/J,IVlj7/Jr)
The corresponding eigenvectors are easily found to be
(B.87)
(B.8S)
(B.S9)
(B.90)
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Thus, the coupling of the two wells splits each of the uncoupled energy levels into
two, separated by an amount Eo - E, = 2(1/1,IVlI-rPr}. The stationary states con-
sist of a symmetric wavefunction 1/1. corresponding to the lower energy level and an
antisymmetric waveiunction ,po corresponding to the higher energy level.
When an interface state captures an electron from the conduction band, the elec-
tron wavefunction is initially localized in one of the wells. Thus, consider preparing
a wavefunction, which is localized, as much as possible, in the left well at t = 0,
(B.91)
Since "p. and "po have different frequencies, this is not a stationary state, but will
change with time as
(B.92)
(B.93)
The interference between 1/J. and 1/;,. causes the wavefunction to oscillate back and
forth between the two wells with frequency proportional to the splitting of the energy
levels w = (Eo - E.)/h. In the two-step tunneling process, the oscillation does not
occur because the thermal process occurs much faster than the tunneling process and,
once the electron tunnels out of the interface state, another electron is captured from
the conduction band. Similarly, when an electron iunnels from an oxide trap to an
interface state, the electron is "instantaneously" swept away be thermal emission into
th~ conduction band. The wavefunction, wlUch is localized on the left well at t = 0
will have tunneled through the barrier to the right well after a time
7r;"
t
(B.94)
The matrix element in the denominator of Eq. B.94 is the same as that which appears
in Bardeen's effective tunneling matrix element Eq. A.B, since from Eq. B.77,
(B.9S)
This is not surprising since the same expansion, Eq. B.78 was used in both analyses,
based on the assumption that the uncoupled wavefunctions are nearly orthogonal.
Thus, the tunneling time depends exponentially on the spatial separation of the two
traps.
If the wells are asymmetrical then their uncoupled energy levels will differ. A
transistion from a state localized in one well to a state localized in the other well then
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Figure B.6: Band diagram showing interface and oxide trap potential wells.
must be stimulated by some time dependent perturbation with frequency E,. - E, in
order to conserve energy [239]. Phonon-assisted tunneling between localized states
have been treated by many authors [241]. This process leads to thermally activated
"hopping" processes which can be modeled as [115]
(B.96)
where T is the WKB transmission probability through the barrier. In accordance with
the discussion in Sec. 3.3, we neglect all but the elastic tunneling process described
above. Since the interface states are continuously distributed within the bandgap, an
oxide trap which is lowered to within the energy range of the silicon bandgap by an
applied ele..:tric field has a high probability of lining up with an interface state at the
same energy.
In the case of tUllneling from an interface state to a trap in the insulator, the
potential is not symmetric due to the discontinuity in band structure at the interface
and the energy eigenfunctions do not have definite parity. The tunneling time in
Eq. B.94 is related to, bu.t not identical to, the tunneling time constant as defined in
Sec. 3.3. We therefore turn to Bardeen's method for the calculation of the tunneling
time constant.
Figure B.6 shows the energy band diagram for the Si-Si02 system, with traps at
the interface and in the insulator. The exact Schrodinger equation is,
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Figure B.7: Separation of the exact Hamiltonian into two partial Hamiltonians for
(a) left side wavefunction (interface state) (b) right side wavefunction (oxide trap)
where Vit and V:e are the potentials of the interface and oxide traps, located at
r = (0, 0, 0) and r = (:Co, 0, 0) respectively. Figure B.7 shows the separation of
the total Hamiltonian into two uncoupled systems for the two wells. The left side
wavefunction is a bound state of the interface potential well, as shown in Fig. B.7(a),
with Hamiltonian
(B.9S)
The right side wavefunction is a bound state of an oxide trap in an insulator of infinite
thickness, as shown in Fig. B.7(b), with Hamiltonian
;,,2\72
H". = --2- + [1e (z) + V:t(r)
m*
In the following two sections, Bardeen's method is used to calculate the tunneling
time constant, first assuming a one-dimensional potential for the oxide trap and then
using a three-dimen~ional delta function.
B.2.1 One-DiInensional Oxide Trap Potential
We begin, as in Section B.l.I, by assuming a trapezoidal barrier and a one dimensional
delta function potential for both the iIlterface and oxide traps,
(B.99)
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Vie(r) = V65(z)
Y;,e(r) = V65(z - zo)
The right side wavefunction 1/;,. is again given by Eqs. B.l6 and B.l6,
(B.IOO)
(B.IOI)
{
~ exp [- J/I:o K (z')dz']\/lC(z) 2 z
1P,,(:r:) = v'~(II:) exp [- J:
o
KlII(:r:')d:r:']
with 0.,. = ~!trt. The left side wavefunction is
(B.I02)
_ { ~~1Il) exp [- J~ ,,(:r:')d:r:'] :r: < 0
1P,(z) - -f:a..- exp [-);lII K(z')d:r:'] :r: > 0
..jK(z) 0
(B.ID3)
where kll has been set equal to zero in Eq. B.9 because we are llo~r dealing with bound
states rather than traveling waves at the interface. Thus, from Eqs. B.97-B.I03,
,,(:r:)2 _ 2;::, lEI
K(:r:)2 _ 2;:; [Ue(:r:) - E]
(B.I04)
(B.I05)
where E < 0 since energies are measured upward from Ec • C,l and C'2 are obtained
by matching the wavefunction "p, across the interface, 2: = 0 and normalizing to unity,
(
K(0))1/2
0 ,2 = ,,(0) Oil (B.I06)
Since the wavefunction decayE exponenti .... "ly away from :c = 0, K(:c) ~ K(O) and
K(2:) ~ It(O). Normalizing,
so that
where
j
L./2 jLw/2 /+00 0 2 [ 1 1]dz du "p,·"p,dz = A_'1_ -- + -- = 1
-L./2 -L./2· -00 2,,(0) ,,(0) K(D)
C
'I - (2K(O)",I/A)1/2
C,2 - (2K(O)"I/A)1/2
I ~(O)K(O)
K, =----~(O) + K(O)
(B.I07)
(B.ID8)
(B.109)
(B.lIO)
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Substituting the wavefunctions, Eqs. B.I03 and B.I02 into Eq. A.16 , the matrix
element is
M,,. - ~~C'2C,.exp [- L- K(~')d~']
_ ~: (2K(O)It')1/2K(~) exp [- foz K(~')d~']
(B.l11)
(B.112)
Multiplying Eq. 3.42 by un/A as in Sec. B.l.1 to account for the fact that the one-
dim~nsional oxide trap covers the entire plane
(B.113)
(B.114)
B.2.2 Three Dilllensional Oxide Trap Potential
A better model for the oxide trap is a 3-dimensional delta function well as in Sec. B.l.2.
As in that section, we assume a rectangular tunneling barrier,
Uc(z) - tPc
Vit(r) = l/65(:u)
~t(r) = l/65(r - ro )
(B.115)
(B.116)
(B.117)
(B.118)
"For the interface state we continue to assume a one-dimensional well covering the
whole interface plane at z = o. In addition to circumventing the need for solving a
spherical problem across a discontinuity in band structure, this model, which treats
the interface states as an averaged continuous distribution in space, is appropriate
since the actual location of the interface states with respect to the oxide traps is
unknown.
The oxide trap wavefunctioll is, as before by Eq. B.I02
(
K ) 1/2 e-Klr-rol
1/J (r) - -
,. - 21r Ir-rol
where r 0 = (z, 0, 0). The interface state wavefunction is
{
Geltz ~ < 0.,p,(~) = Ce-Kz ~ > 0 (B.1l9)
where K and K, are clen.ned in Eqs. B.I04 and B.I05.. The ~onstants are found by
normalization
(B.120)
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c _ [ 2K,K 11/ 2
- A(tt+K)
From Eq. B.65, the matrix element is
From Eq. 3.42 the transition rate per unit time is
(B.121)
(B.122)
(B.123)
(B.124)
(B.125)
Assuming m,. = O.42mo and m, = O.lmo , the time constant prefactor is found to
be ra(E) = 5.33 X 10-3 / Dit(E) which, for Dit = 109 cm-2 eV-1 , gives To = 5 X 10-12 S.
The one-dimensional and three-dimensional results, Eqs. B.114 and B.125, will
be equal in the case of a rectangular barrier if Un = 27r/ K 2 . Thus, 1/K can be
interpreted as the capture radius of the oxide trap. This is only a CO"lS1~quence of the
delta function model assumed for the oxide trap and should not be literally interpreted
as a physical cross section. Nevertheless, with the values given above, this implies
an oxide trap capture cross section of approximately 8.0 x 10-14 cm2 which is the
correct order of magnitude. For modeling purposes, it is more useful to express the
time constant in terms of Un (Eq. B.114) in order to provide an adjustable fitting
parameter~
Appendix C
Hole Tunneling and Lattice
Relaxation
In this appendix the analysis of Sees. 3.3 and 3.4.3 is extended to include elastic
tunneling transitions of holes from the valence band into oxide traps~ followed by
relaxation of the trap to its ground state energy. From Sec. 3.3, the rate of change of
the oxide trap occupancy function f,.(E,.) due to electron tunneling is described by
the differential equation [Eq. 3.10]
af~(E,.) I
at
electron
/1(E,.) - f,.(Ef")
-
(0.1)
where the subscript n on the time constant denotes electron tunneling, to be distin-
guished from hole tunneling as discussed below. For tunneling from the conduction
band, the time constant is given by Eq. 3.9, integrated over all conduction band
energIes,
~ = {l + exp[(E,. - Fi)/kT} L (00 Wi,.(EI, E,., kll)pl(EI)fl(EI)dE,~ _ J~
kll
With the transition rate Wi,. given by Eq. 3.22, the time constant is [Eqs. 3.21, 3.29]
where Ac ( z) is the WKB integral evaluated at the conduction band edge,
4 (2M:) 1/2 (¢c + q£z )3/2 _ ¢~/2Ac(~) = 3 7;} q£
and the prefactor is
eAEBc/IcT
Tna =
unv(n. + nl)
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where the barrier height for electron tunneling is tlEBc.
It is also possible for a hole to tunnel elastically into an excited state of an oxide
trap, followed by a relaxation to the ground state. In the case of hole traps, relaxation
means that the trap, after capturing a hole (or emitting an electron), rises relative to
the valence band edge, since hole energies are measured downward. This is consistent
with the case of electron traps, where the presence of an electron caused a decrease
In energy.
For the trapping of holes, it is convenient to define
1
1 - I,(E,) = 1 + e-(E1-F,)/IcT
1
1 - !,.(E,.) = (E ~ )/1 + e- r-,. kT
(C.2)
(C.3)
The rate at which holes tunnel from valence band states at energy E, into oxide iraps
at energy E.,. is then
r;,.(E
"
E,., kll) = Wi~f;(E')Pl(EI)[l - f~(E,. )]p,.(E,.)
while the rate at which holes tunnel out of traps is
In equilibrium, when If == f~ = f and F, = F", = EF , these rates must self balance,
I I Thi· Ii hTir = T,.I· SImp es t at
yy;' = W' e(Er-E,)/leT
IT" rl
The total rate at which holes flow into oxide traps at energy E,. is then
fEy
r'(E,,) = ~ L
oo
(r;" - r~,)dE,
k"
~I: Wi:(E" E", kll)p,(E,)p,,(E,,)
kll
(C.4)
x {f!(E,)[l- I:(E,,)]- e(E1-Er)/IcT1:(E,,)[l- f!(E,)J} dE,
- ~[f:(E")P,,(E,,)] (C.5)
using
1 - lICE,) = e-(E,-F,)/leTf!(E,)
Equation 0.5 can be written
8f:(E,.) I
at hole
j{(E,.) - f:(E,.) (C.6)
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where
:p = {1 + exp [(F, - E,.)/kT])~i: W/,.(E" E", kll)P,(E,)!;(E,)dE, (0.7)
kif
The transition rate W:, for holes from the trap to the valence band is given by the
product of a Boltzmann factor for probability of excitation of the hole trap to the
valence band, and a tunneling rate as given by Bardeen's matrix element,
W' (E E k) - {~e-(Et'-EI+.o1EB.. )/ItT} {21r 1M' (E k )1 2 }f'i '"' I, II - kT Ii I,. I, II
where EBv is the barrier height for transitions from the valence band. Using the
detailed balance condition [Eq. 0.4],
vv,' = 21t' e-.o1EB.. /ItT 1M' 12
Ir hkT Ir
Substituting this value for W,~ into Eq. C.7, the time constant for hole tunneling is
The integration can be carried out in a manner analogous to Sec. 3.4.3 Under the
assumption that ME" varies slowly with E, and is independent of kll I we obtain
:p = 1i~~e-aEB.. /ItT [1 + e(F1-Et')/ItT] 1M:" 12i: gv(E,) [1 - !,(E,)]dE,
= 1i~1t'Te-t..EB.. /ItT(p. + Pl) 1M:" 12 (0.8)
where 9v(E) is the three-dimensional density of valence band states,
and
P. = i: g(E)[1 - !(E)]dE
PI = Plfe-(E.,.-Fr)/IeT
The evaluation of the matrix element leads, as usual, to a WKB integral due to the
overlap of the wavefunctions [Appendix B.l.I]. The remaining terms are lumped into
a capture cross section as described in Sec. 3.4.3. Evaluating the WKB integral at
(e.g)
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the valence band edge where the tunneling transition occurs, the hole time constant
IS
~ - ~ e~"(z)
'p - 'po
where
{
4 (2M:) 1/2 t/J~/2 - (tPv _ q£~ )3/2 }A (z) = exp - -
t7 3 h2 q£
and the prefactor of the exponential is
eAEB,,/leT
Tpo =
upv(p. + PI]
A more rigorous calculation: using the one-dimensional density of valence band states
and carrying out the summation over klb leads to a result of the same general form,
as shown in Sec. 3.4.3 for electron tunneling. The capture cross section depends on
the form assumed for the oxide trap potential and can be estimated by the methods
described in Sec. 3.4.3.
Combining the electron and hole tunneling r:ontributions, Eqs. e.1 and C.6, the
rate of change of the occupancy of oxide traps is
8(f,.Pr) _ 8(!rP,.) I _ 8(f:p,.) I
at at electron at hole
or, using Eqs. C.2 and C.3
Tot/lr
where the time constant for lattice relaxation, including tunneling transitions from
both silicon bands, is
1 1 1
- -+-
Tp Tn
_ Une-dEBe/leTv(n, + nl)e-~e(Z) + upe-dEs,/leTV(PIJ + Pl)e-A,(z)
Note that this result is formally identical to a Shockley-Read-Hall analysis [28], with
space and temperature-dependent capture cross sections:
un(z, T) = (jne-i}.Ese/leT e-~e(Z)
up(z, T) = upe-~EB,,/1cT e-~'(z)
It is convenient to remove the dominant spatial dependence from Eq. e.9 and
write the time constant in the standard form,
(C.10)
where
(C.11)
Appendix D
Solution of Coupled Rate
Equations
In this appendix we solve the coupled rate equations Eqs. 3.62 and 3.63 in the case
of a density of oxide traps Not em-2 eV-l located at depth z into the oxide. The
equations for the time rates of change of the occupied oxide traps and interface states
(cm-2 eV-1 ) become
where
8not(x, t)
at
8nit(t)
at
= a(z)nit(t) - b(~)not(z, t)
= C1l.it(t) + d _ 8no~;, t)
(D.I)
(D.2)
a(:l:) = T(~)Not(~)
b(z) - T(:c)Dit = l/Tot/it
c -[en.(n. + nl) + e;,.(P. + PI)] = -l/Tit
d - Dit[en.n • + e;,.Pl]
(D.3)
(D.4)
(D.5)
(D.6)
In order to eliminate the constant term d, it is convenient to make the following
substitutions,
I d
nit = nit + -
c
, ad
not - not + be
The equations D.I and D.2 are then transformed into
(D.7)
(D.B)
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Assuming solutions of the form,
n~t(z, t)
n~t(t)
(D.9)
(D.I0)
Substituting into the above equations A and B satisfy
[
S S-C](A)_o
8 + b -a B-
The eigenvalues 81 and 82 satisfy the characteristic equation
8
2 + sea + b - c) - be = 0
(D.II)
(D.12)
The general solution to the original. equations Eqs. D.l and D.2 can be written, using
Eq.s. D.7-D.l1, as
where S1 and 82 are the roots of Eq. D.12. The constants Al a.nd A 2 are determined
by the initial conditions
Rewriting in terms of the time constants T = -1/s and using the definitions D.3-D.6,
the solutions are
fot(E, z, t)
where Tl and T2 satisfy Eq. D.12,
with f( E) and fa( E) given by Eqs. 3.75 and 3.76.
Appendix E
Band bending Calculations
The model of Chap. 3 requires the Fermi level, or equivalently, the band bending at
the surface as a function of the applied gate voltage. The gate voltage is related to
the surface potential by
V~ = VG - VFB = ~z +'l/J. (E.l)
where VFB is the Hatband voltage. The voltage drop across the oxide ~z is obtained
from Poisson's equation
(E.4)
(E.2)
where not(E, x, t) is the trapped charge density (cm-3 eV-I) and £ is the electric field
in the oxide. Integrating from 0 to x,
£(z) - £(0) _.:L (I: [r not(E, z, t)dE] d;c
Eoz Jo JE
V(z) - V(O) - IoZ £(z')dz'
_ -£(O)z +.:L r r' [r not(E, Zll, t)dE] d~"dz' (E.3)
Eoz 10 Jo JE
From Gauss's law fozE(O) = e.£. where £. is the electric field in the silicon at the
interface. Changing the order of integration and defining the positive direction for EIJ
is chosen into the silicon, Eq. E.3 can be written
~z(t) - V(toz ) - V(O)
elJ q Io t ..:-.. h
= -£.toz + - (toz - x) not(E, x, t)dEdx
€oz €oz 0 E
The change in gate voltage required to produce the same 7/;. (and £IJ) in the presence
of the trapped charge is, from Eqs. E.l and E.4,
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(E.5)
where VGO is the gate voltage when there is no trapped charge. Equation E.5 is
therefore the threshold voltage shift due to the trapped charge, which depends on
time through the dynamics of not-
Since the observed threshold voltage shifts are, at most, on the order of one
millivolt, we shall neglect the second term in Eq. E.4 in the calculation of the Fermi
level, the oxide voltage and the band bending in the silicon.. For a 1V drop across the
oxide this will result in an error of, at most, 0.1%. This term [Eq. E .. 5] will however,
have a very significant effect on the threshold voltage shift in circuits.
In terms of the normalized surface potential
Equation E.l becomes
U(z)
"pcx )
Ei(bulk) - Ei(z)
kT
Ei(bulk) - EF
kT
kT U(x)
q
(E.6)
kT tozVG - VFB = -U. + -€~£" (E.7)q €oz
where U. = U(O) is the normalized surface potential.
The electric field in the silicon at the surface E. is obtained from Poisson's equa-
tion,
d
2U= dU..!!:.... (dU) = L[n-p+NA -Nt]d:c 2 d~ dx dz flJkT
"
where E = U = 0 in the bulk. Integrating from the surface to ~ yields the standard
result
(2kT) 1/2 [ u. ] 1/2£. = \ -;: L (n - p + NA - Nt) dU sgn(U.) (E.B)
In the Boltzmann limit where n(U) = ni exp(U - UF ) and p(U) = ni exp(UF - U),
and assuming complete ionization, this can be written in the familiar form
where
(
2kTn o ) 1/2
£.= €. I F(U,UF)sgn(U.) (E.g)
(E.I0)
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Since the applied pulses will drive the Fermi level close to or into the conduction and
valence bands at the surface, Boltzmann statistics cannot be used at the surface. The
carrier concentrations are instead calculated from Fermi-Dirac statistics,
where
(E.ll)
(E.12)
EF - Ec(:C)
kT
Ev(z) - EF
kT
(E.13)
(E.14)
l/e and N u are the effective densities of states in the silicon cond.uction and valence
bands,
[
27r1n* kT13/2
Nt: - 2 Ii; J
[
27rm;kT] 3/2
Nv = 2 --2-Ii
:F1/ 2 is the Fermi integral of order 1/2,
(E.15)
(E.16)
(00 ".,1/2
:F1 / 2 ( TlJ) = io 1 + eT/-T/f dT/ (E.17)
Since Eq. E.17 cannot be expressed in closed form, an approximate expression due to
Blakemore [246] is used,
v:K
:F1/ 2{7J) ~ -2[-c(-1J)-+-e-x-p(---.,,-)]
where
3v:K
c(T/) = 4{T/4 + 50 + 33.6[1 - 0.68exp(-0.17(:v + 1)2)]P/8
The fractional error ~F/ F of this approximation is less than ±O.4% over the range
-10 ~ 11 ~ +25, which is more than adequate for our purposes.
The ionized impurity concentrations are given by [151],
ND ND
1 + gD exp ( E~kTED) = 1 + 9D exp ("lIn + -f¥)
NA NA
1 + 9A exp ( E~TEF.) = 1 + 9A exp (TJlp + f#-)
(E.18)
(E.19)
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where EA and ED ~ 25meV are the acceptor and donor energies and 9A ~ 4 and
9D ~ 2 are the corresponding degeneracy factors.
The parameters 'T/Jn and T/Jp are related to U by
_ EF - Ec(x) _ Ei(bulk) - Ec(x) _ U
"1Jn - kT - kT F
The bulk material is nondegenerate, so
Ei(bulk) = Ec(bulk); E,,(bulk) + ~kTln (:f)
Substituting Eq. E.21 in Eq. E.20,
EG 3 (m;)
"'1 = U(z) - UF - - + -In -
n 2kT 4 m~
Since '1]Jn + 'T/fp = -EG/kT,
EG 3 (m;)
'11/ = -U(x) + UF - - - -In -
-, p 2kT 4 m*
n
(E.20)
(E.21)
(E.22)
(E.23)
The bulk Fermi level UF is obtained from the condition of charge neutrality in the
bulk
p - n + Nfj - NA = 0 (E.24)
Since the bulk is nondegenerate, Boltzmann approximations, may be used for n
and p in Eq. E.24. Alternatively, Eq. E.24 may be solved iteratively for UF using
Eqs. E.l!, E.12, E.lS and E.19.
Having obtained UF, Eqs. E.7 and E.8 are then solved iteratively for the normal-
ized surface potential U. at tIle given gate voltage, using Eqs. E.ll, E.12, E.lS, E.19, E.22
and E.23.
The Fermi level at the interface is then given by Eq. E.22 at x = 0,
EF - Ec(O) = U _ U _ EG ~ In (m;)
kT • F 2kT + 4 m~ (E.25)
Appendix F
Recovery Voltage for Donor-like
Traps
In this appendix we we repeat the analysis of Sec. 5.4.1 for donor-like traps, i.e.
neutral when occupied by an electron and positively charged when empty. It is
shown that the previous results, Eqs. 5.11 and 5.16, hold regardless of acceptor or
donor-like nature of the traps.
Trapping from the Bottom Plate
~>O
Donor--type traps become filled during positive stress and are therefore neutral at
the beginning of the float pericd. The traps emit electrons during the float period,
becoming positively charged. The analysis of Fig. 5.4 applies to this case with the
substitution Llnot ---+ ~Pot and the polarities of the charge density, electric field and
potential reversed. Thus,
(F.l)
which is identical to Eq. 5.1~. The derivation again leads to Eq. 5.11. The recovery
voltage is positive since f(Et -+- q£~) - fo(Et + q£oz) > o.
~ <0
In this case, traps empty during stress and are positively charged at the beginning of
the float period. As traps fill they become neutral and the analysis of Fig. 5.3 applies
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with Llnot --. 6.pot and all polarities reversed.
- qz [~Pot(Et,al, 0) - ~Pot(Etl X, t,.)]~Et~X
Eoz
_ qx [~not(Et, X, 0) - ~not(Et, X, t,.)]LlEt~x
c
~oz
(F.2)
which is identical to Eq. 5.8 and Eq. 5.11 again results. Since f(Et + q£z) - fo(Et +
q£ox) < 0 for Vp < 0, the recovery voltage is negative.
Trapping from the Top Plate
Vp > 0
Donor traps near the top plate empty during positive stress, becoming positively
charged. During the float period they refill, becoming neutral. The analysis of
Fig. 5.6 applies, with dnot ----. ~Pot and all polarities reversed. The contribution
to the recovery voltage is therefore
(F.3)
This is identical to Eq. 5.17 and again leads to Eq. 5.16. Since f(Et - q£x) - fo(Et -
qEo:C) < 0, the recovery voltage is positive.
v;, < 0
Under negative stress, traps fill and become neutral. During the float period, they
empty becoming positively charged. The analysis of Fig. 5.5 applies, with Llnot ~
t1pot and all polarities reversed. Thus,
(F.4)
which is identical to Eq. 5.15 so that the recovery voltage is given by Eq. 5.16. Since
f(Et - q£:v) - fo(Et - q£ox) > 0 for v;, < 0, the recovery voltage is negative. Thus,
regardless of the polarity of the charging voltage or whether the traps are acceptor-
type or donor-type, the contribution to the recovery voltage due to trapping from the
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bottom plate v:.b is given by Eq. 5.11 and the contribution from the top plate v:.t is
given by Eq. 5.16. The total recovery voltage is the superposition of the contributions
due to each plate
11: = v:b + v:t,. ,. ,. (F.5)
As shown above, the polarities the components are such that the contributions from
each plate add constructively.
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Appendix G
List of Symbols
A area (cm2 )
Cn. interface-state electron-capture coefficient (em3 / s)
e;,. interface-state hole-capture coefficient (cm3 / s)
Coz oxide capacitance per unit area (F1m2 )
Dit interface state density (em-2 eV-I)
Dot oxide trap density (em-a eV-1 )
D~ oxide trap density bordering on bird's beak (em-1 )
n;r oxide trap density bordering on source-drain regions (em-I)
£ electric field (V/em)
£0 electric field at initial bias condition (V/ em)
£. electric field in the semiconductor at the surface (Vfem)
E eleet~on energy measured upward from silicon conduction band (eV)
EA acceptor ionization energy
Ec lowest conduction band energy in the semiconductor (eV)
Eco lowest conduction band energy in the insulator (eV)
ED donor ionization energy
EF Fermi energy or Fermi level (eV)
EFO Fermi energy or Fermi level at initial bias condition (eV)
EG Energy gap in the semiconductor (eV)
EGb Energy gap in the insulator (eV)
Et Trap energy with respect to oxide bands (eV)
Ev highest valence band energy in the semiconductor (eV)
Eva highest valence band energy in the insulator (eV)
:F1/ 2 Fermi integral of order 1/2; Eq. E.17
f Fermi function, defined in Eq. 3.75.
fo Fermi function at initial bias condition
fit Non-steady-state occupancy function for a trap at the interfacpe, x = O.
Il Fermi factor for a state on the left side of a barrier region
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fot
f,.
F
Fit
Fn
Fp
9A
gD
Ii
Hz
H,.
IDS
k
kz
M*
M*c
M*v
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Non-steady-state occupancy function for a trap at depth z in the oxide.
Fermi factor for a state on the right side of a barrier region
= q£ (eV)
interface state quasi-Fermi level (eV)
electron quasi-Fermi level (eV)
hole quasi-Fermi level (eV)
acceptor degeneracy factor
donor degeneracy factor
Planck's constant
Hamiltonian for left-side region in Bardeen's method
Hamiltonian for right-side region in Bardeen's method
drain current (A)
Boltzmann's constant (8.617 x 10-5 eV jK)
wavevector component in the semiconductor perpendicular to the in-
terface, defined in Eq. B.14 (em-1 ).
wavevector component in the semiconductor parallel to the interface
(em-I)
wavevector component in the semiconductor parallel to the interface
(cm- I )
wavevector component in the semiconductor parallel to the interface
(em-I)
imaginary wavevector in the insulator; defined in Eq. B.25 (cm-1 ).
imaginary wavevectox in the insulator in a single-band model with tun-
neling controlled by the conduction band (cm-1 )
imaginary wavevector in the insulator, perpendicular to the interface;
defined in Eq. B.13 (em-I).
imaginary wavevector in the insulator in a single-band model with tun-
neling controlled by the valence band (cm- I )
channel length (em)
length of semiconductor region perpendicular to the interface (em)
lateral dimension of semiconductor region parallel to the interface (ern)
lateral dimension of semiconductor region parallel to the interface (em)
conduction band effective mass in the semicoIlductor (g)
effective mass on th,e left side of a potential barrier
free electron rest mass (g)
effective mass on the right side of a potential barrier
valence band effective mass in the semiconductor (g)
matrix element for tunneling from a state on the left to a state on the
right side of a barrier
effective mass in the oxide (g)
conduction band effective mass in the insulator (g)
valence band effective mass in the insulator (g)
ni
nit
not
n.
n.,o
NA
Nc
Nn
Not
Nv
PI
Pit
Pot
p,
P.o
q
Q
T,.l
Qb
QN
Qat
ttl
toz
t,.
t.
T
To...... z
TD
T(x)
Tz ......o
U
U.
V
Uc
116
VDS
VFB
VG
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defined in Eq. 3.53.
intrinsic carrier concentration (em-3)
density of filled interface states (cm-2 eV-1 )
density of filled oxide traps (cm-3 eV-I)
electron concentration at the surface (em-3)
electron concentration at the surface in equilibrium (em-3)
acceptor concentration (cm-3 )
effective conduction band density of states; Eq. E.15 (cm-3 )
donor concentration
= J DotdE (cm-3 )
e:f£ecti,·e valence band density of states; Eq. E.16 (cm-3 )
defilled in Eq. 3.54.
=Dit - nit, density of unoccupied interface states (cm- 2eV-1 )
= Dot - not, density of unoccupied oxide traps (em-3eV-l )
hole concentration at the surface (em-a)
hole concentration at the surface in equilibrium (em-3)
magnitude of electron charge (1.602 x 10-19 coul)
lattice normal coordinate
rate at which electrons of a given energy and parallel wavevector tunnel
from states on the left to states on the right of a barrier region (S-1)
rate at which electrons of a given energy and parallel wavevector tunnel
from states on the left to states on the right of a barrier region (5-1)
depletion charge (coullcm2 )
inversion layer charge [Eq. 4.2] (coul/cm2 )
oxide trapped charge (coullcm2)
discharge {short-circuit) time in dielectric relaxation measurement (s)
oxide thickness (cm)
relaxation time (s)
stress tirr~e (s)
temperature (K)
tunneling rate from the interface to an oxide trap at depth x (cm2eVS-1 )
Debye temperature (K)
tunneling rate (cm2eVs-1 )
tunneling rate from an oxide trap at depth z to the interface (cm2eVs-1 )
normalized potential
normalized surface potential
thermal velocity (em)
insulator conduction band potential energy (eV)
Delta function potential strength
= Vn - Vs drain-source voltage (V)
= Hatband voltage (V)
= gate voltage (V)
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VG'
vGS
Vas
vGSlacc
~2
~
VT
Uv
W
W,,.
11ln
T/lp
'"
",'
APPENDIX G. LIST OF SYMBOLS
= VG - VFB (V)
= VG - Vs gate-source voltage (V)
= iniiial gate-source voltage (V)
= Gate-source voltage at which accumulation occurs (V)
voltage drop across the oxide (V)
amplitude of voltage pulse during stress (V)
threshold voltage (V)
insulator valence band potential energy (eV)
channel length (cm)
Tunneling transistion probability per unit time from a single occupied
state on the left to a set of unoccupied states at the same energy on
the right side of a potential barrier (s- l cm-3 )
depth into oxide, measured from th.e interface (em)
chyacteristic tunneling depth; defined in Eq. 2.3
defined by Eq. 4.86 (S-lV-1 )
= jLCQ2WIL (AjV2 )
body-effect parameter (V1/ 2 ) [Eq. 7.3]
defined in Eq. 4.95
defined in Eq. 4.94
Barrier height for capture in lattice relaxation multiphonon emission
(eV)
Barrier height for capture of an electron from the silicon con.duction
band by an oxide trap, in the lattice relaxation model (eV)
Barrier height for capture of a hole from the silicon valence band by an
oxide trap, in the lattice relaxation model (eV)
=VGS - VT (V)
equivalent gate-source voltage shift (V)
threshold voltage shift (V)
effective threshold voltage shift (including correlated mobility fluctua-
tions) (V)
permittivity of the oxide (F/ em)
permittivity of silicon (Ffcrn)
defined by Eq. E.13
defined by Eq. E.14
imaginary wavevector in the semiconductor [Eq. 3.95} (em-I)
defined by Eq. (em-I)
the WKB integral (cm-1 ), defined by Eq. 3.90.
electron mobility (cm2/Vs)
density of states on left side of tunneling barrier
density of states on right side of tunneling barrier
capture cross section of an interface state for an electron (cm2 )
capture cross section of an oxide trap for an electron (cm2 )
Tot/cb
Tot/vb
Tot/it
rPace
<PF
cPc
"pz
VJr
W
Wot/cb
Wat/it
Wot/vb
n
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capture cross section of an interface state for a hole (crn2 )
capture cross section of an oxide trap for a hole (cm2 )
tunneling time constant prefactor (seconds)
thermal time constant for interface states [Eq. 3.100]
thermal time constant for interface states at intitial bias condition
= l/wj time constant for tunneling transitions to and from an oxide
trap
time constant for tunneling between oxide traps and conduction band
states during stress.
time constant for tunneling between oxide traps and conduction band
states, before and after stress.
time constallt for tunneling between oxide traps and valence band states
during stress.
time constant for tunneling between oxide traps and valence band
states, before and after stress.
time constant for tunneling between oxide traps and interface states
during stress.
time constant for tunneling between oxide traps and interface states,
before and after stress.
surface potential at the interface at the onset of accumulation (V)
bulk Fermi level
barrier height between oxide and silicon conduction bands at the inter-
face (eV)
barrier height between oxide and silicon valence bands at the interface
(eV)
wavefunction of electron in left-side region iD~ Bardeen's method
wavefunction of electron in right-side region in Bardeen's method
= l/Tot; tunneling rate to and from an oxide trap
= l/Tof/eb; rate of tunneling from a conduction band state into an oxide
trap (S-1)
= l/Tot/it; rate of tunneling from an interface state into an oxide trap
(8-1)
= l!Tot/vb; rate of tunneling from a valence band state into an oxide
trap (5-1)
= LzLyLz ; volume of semiconductor region (cm3 )
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Appendix H
Abbreviations and Acronyms
AID
AEI
cb
CC-DLTS
CV
D/A
DIGS
DLTS
DUT
FNTEI
it
IPE
keV-EBG
lr
LRME
MIM
MISFET
MNOS
MOSFET
MPE
ot
SRH
vb
VUVEI
analog-to-digital
avalanche electron injection
conduction band
constant capacitance deep level transient spectroscopy
capacitance-voltage
digital-to-analog
disorder-induced gap state
deep level transient spectroscopy
device under test
Fowler-Nordheim tunneling electron injection
interface state (trap at z = 0)
internal photoemission
kilo-volt electron beam generation
lattice relaxation
lattice relaxation multiphonon e'llission
metal-insulator-metal
metal-insulator-semiconductor field-effect transistor
metal.-nitride-oxide-semiconductor
metal-oxide-semiconductor field-effect transistor
multiphonon emission
oxide trap
Shockley-Read-Hall (analysis)
valence band
vacuum ultra-violet light electron injection
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